

# AMD Zynq™ UltraScale+™ MPSoCs

	<b>CG</b> Devices	EG Devices	<b>EV</b> Devices
Application Processor	<b>Dual</b> -core Arm® Cortex®-A53 MPCore™ up to <b>1.3 GHz</b>	Quad-core Arm Cortex-A53 MPCore up to 1.5 GHz	Quad-core Arm Cortex-A53 MPCore up to 1.5 GHz
Real-Time Processor	Dual-core Arm Cortex-R5F MPCore up to <b>533 MHz</b>	Dual-core Arm Cortex-R5F MPCore up to <b>600 MHz</b>	Dual-core Arm Cortex-R5F MPCore up to <b>600 MHz</b>
Graphics Processor		Mali™-400 MP2	Mali™-400 MP2
Video Codec			H.264 / H.265
Programmable Logic	81K–600K System Logic Cells	81K–1143K System Logic Cells	192K–504K System Logic Cells
Applications	<ul> <li>Sensor Processing &amp; Fusion</li> <li>Motor Control</li> <li>Low-cost Ultrasound</li> <li>Traffic Engineering</li> </ul>	<ul> <li>Flight Navigation</li> <li>Missile &amp; Munitions</li> <li>Military Construction</li> <li>Secure Solutions</li> <li>Networking</li> <li>Cloud Computing Security</li> <li>Data Center</li> <li>Machine Vision</li> <li>Medical Endoscopy</li> </ul>	<ul> <li>Situational Awareness</li> <li>Surveillance/Reconnaissance</li> <li>Smart Vision</li> <li>Image Manipulation</li> <li>Graphic Overlay</li> <li>Human Machine Interface</li> <li>Automotive ADAS</li> <li>Video Processing</li> <li>Interactive Display</li> </ul>

# AMD Zynq™ UltraScale+™ MPSoCs: CG Devices

<u> </u>											
	Device Name <sup>(1)</sup>	ZU1CG	ZU2CG	ZU3CG	ZU3TCG	ZU4CG	ZU5CG	ZU6CG	ZU7CG	ZU9CG	
Applicati	on Processor Core				Dual-core Arm®	Cortex®-A53 MPCor	re™ up to 1.3 GHz				
Processo	r Unit Memory w/ECC			L1 Cac	he 32 KB I / D per o	core, L2 Cache 1 MB	3, on-chip Memory 2	256 KB			
Real-Tim	e Processor Core				<b>Dual-core</b> Arm	Cortex-R5F MPCore	e up to 533 MHz				
E Processo	r Unit Memory w/ECC			L1 Cacl	he 32 KB I / D per c	ore, Tightly Coupled	d Memory 128 KB p	er core			
External	Dynamic Memory Interface			x16: DDR	4 w/o ECC; x32/x64	4: DDR4, LPDDR4, D	DR3, DDR3L, LPDDF	R3 w/ ECC			
Memory	Static Memory Interfaces					NAND, 2x Quad-SP	1				
Gine	High-Speed Connectivity			PCle® Gen2	x4, 2x USB3.0, SAT	「A 3.1, DisplayPort™	<sup>™</sup> , 4x Tri-mode Gigal	oit Ethernet			
Connecti	General Connectivity			2xUSB 2.	0, 2x SD/SDIO, 2x l	JART, 2x CAN 2.0B,	2x I2C, 2x SPI, 4x	32b GPIO			
2 Integrate	Power Management				Full / Low	/ PL / Battery Powe	er Domains				
Block	Security					RSA, AES, and SHA					
Function	ality AMS - System Monitor				10-bit, 1 MSPS -	- Temperature and	Voltage Monitor				
PS to PL Inte	erface					12 x 32/64/1	28b AXI Ports				
Duagua	System Logic Cells (K)	81	103	154	157	192	256	469	504	600	
Programi	( I B FIID-FIONS (K)	74	94	141	144	176	234	429	461	548	
Function	CLB LUTs (K)	37	47	71	72	88	117	215	230	274	
	Distributed RAM (Mb)	1.0	1.2	1.8	2.1	2.6	3.5	6.9	6.2	8.8	
Memory	Total Block RAM (Mb)	3.8	5.3	7.6	5.1	4.5	5.1	25.1	11.0	32.1	
c (F	UltraRAM (Mb)	-	-	-	14.0	13.5	18.0	-	27.0	-	
Clocking	Clock Management Tiles (CMTs)	3	3	3	1	4	4	4	8	4	
e L	DSP Slices	216	240	360	576	728	1,248	1,973	1,728	2,520	
mabl	PCI Express®	-	-	-	1x Gen3x8	2x Gen3x8 <sup>(2)</sup>	2x Gen3x8 <sup>(2)</sup>	-	1x Gen3x16 & 1x Gen3x8	-	
Integrate	ed IP 150G Interlaken	-	-	-	-	-	-	-	-	-	
gra	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	-	-	
Pro	AMS - System Monitor	2	2	2	2	2	2	2	2	2	
	GTH Transceivers <sup>(3)</sup>	-	-	-	8	16	16	24	24	24	
Transceiv	GTY Transceivers	-	-	-	-	-	-	-	-	-	
S I G	Extended <sup>(4)</sup>		-1 -2	2 -2L				-1 -2 -2L -3	-		
Speed Gr	Industrial	-1 -1L -2									

<sup>1.</sup> For full part number details, see the Ordering Information section in DS891, Zynq UltraScale+ MPSoC Overview.



<sup>2.</sup> ZU4 and ZU5 also support 1x Gen3x16 based on available GTH.

<sup>3.</sup>GTH data rates are package dependent:

a) Maximum 12.5 Gb/s in SFVC784, SFVD784, and SFVE784

b) Maximum 16.3 Gb/s in all other packages

### AMD Zynq™ UltraScale+™ MPSoCs: EG Devices

	Device Name <sup>(1)</sup>	ZU1EG	ZU2EG	ZU3EG	ZU3TEG	ZU4EG	ZU5EG	ZU6EG	ZU7EG	ZU9EG	ZU11EG	ZU15EG	ZU17EG	ZU19EG		
Application	Processor Core															
Processor Unit	Memory w/ECC		L1 Cache 32 KB I / D per core, L2 Cache 1 MB, on-chip Memory 256 KB													
Real-Time	Processor Core		Dual-core Arm Cortex-R5F MPCore™ up to 600 MHz													
	Memory w/ECC				L1	. Cache 32 KB	31/D per core	e, Tightly Co	upled Memor	y 128 KB pe	r core					
Graphic & Video	Graphics Processing Unit						•		<u> </u>	<u> </u>						
Acceleration	Memory							L2 Cache 64	KB							
External	Dynamic Memory Interface				x16:	DDR4 w/o E0	CC; x32/x64: L	DDR4, LPDDI	R4, DDR3, DD	R3L, LPDDR3	3 w/ ECC					
Memory	Static Memory Interfaces						N.	AND, 2x Qua	ıd-SPI							
	High-Speed Connectivity				PCIe® (	Gen2 x4, 2x L	JSB3.0, SATA	3.1, Displayl	Port™, 4x Tri-r	mode Gigabi	it Ethernet					
Connectivity	General Connectivity				2xUS	SB 2.0, 2x SD,	/SDIO, 2x UA	RT, 2x CAN 2	2.0B, 2x I2C,	2x SPI, 4x 3	2b GPIO					
Integrated Block	Power Management						Full / Low / I	PL / Battery l	Power Domain	ns						
	Security															
	AMS - System Monitor					10-bi										
o PL Interface																
Programmable	System Logic Cells (K)	81	103	154	157	192	256	469	504	600	653	747	926	1,143		
-		74	94											1,045		
	` '													523		
	` /													9.8		
Memory	` '							25.1						34.6		
		-	-	-	1			-		-				36.0		
Clocking	, ,				1	4	4	4	8	4	8	4		11		
		216	240	360				1,973		2,520		3,528		1,968		
	PCI Express®	-	-	-	1x Gen3x8	2x Gen3x8 <sup>(2)</sup>	2x Gen3x8 <sup>(2)</sup>	-	1x Gen3x16 & 1x Gen3x8 <sup>(3)</sup>	-	2x Gen3x16 & 2x Gen3x8 <sup>(3)</sup>	-	3x Gen3x16 & 1x Gen3x8 <sup>(3)</sup>	Gen3x16 & 2x		
Integrated IP	150G Interlaken	-	-	-	-	-	-	-	-	-	1	-	2	4		
	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	-	-	2	-	2	4		
	AMS - System Monitor	1	1	1	2	1	1	1	1	1	1	1	1	1		
Transceivers		-	-	-	8	16	16	24	24	24	32	24	44	44		
- Tanscervers	GTY Transceivers	-	-	-	-	-	-	-		-	16	_	28	28		
Speed Grades	Extended <sup>(5)</sup>		-1 -	2 -2L			-1 -2 -2L -3				-1 -2 -2L -3					
	Real-Time Processor Unit Graphic & Video Acceleration External Memory Connectivity Integrated Block Functionality o PL Interface Programmable Functionality Memory Clocking Integrated IP	Application Processor Unit Real-Time Processor Unit Graphic & Video Acceleration External Memory Connectivity Integrated Block Functionality OPL Interface Programmable Functionality OClocking Clocking Clock Management Tiles (CMTs) Clocking Clock Management Tiles (CMTs) Clock	Application Processor Unit Real-Time Processor Unit Remory W/ECC Graphic & Video Acceleration Remory External Dynamic Memory Interface Memory Static Memory Interface Memory Remory Remo	Device Name(1)   ZU1EG   ZU2EG	Device Name   1	Device Name (1)   ZU1EG   ZU2EG   ZU3EG   ZU3TEG	Device Name	Device Name	Device Name(1)   ZU1EG   ZU3EG   ZU3EG   ZU3EG   ZU4EG   ZU5EG   ZU6EG   ZU	Device Name	Device Name   State   Device Name   Device Name   State   Device Name   Dev	Device Name	Device Name   Device Name	Device Name		

<sup>1.</sup> For full part number details, see the Ordering Information section in DS891, Zyng UltraScale+ MPSoC Overview.

Industrial

-1 -1L -2

5. -2LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in DS891, Zyng UltraScale+ MPSoC Overview.



<sup>2.</sup> ZU4 and ZU5 also support 1x Gen3x16 based on available GTH.

<sup>3.</sup> PCIe block configuration dependent on available transceivers.

<sup>4.</sup> GTH data rates are package dependent:

a) Maximum 12.5 Gb/s in SFVC784, SFVD784, and SFVE784

b) Maximum 16.3 Gb/s in all other packages

### AMD Zvng™ UltraScale+™ MPSoCs: EV Devices

	man Lyng	oiti aodaio i	WII 6666. I									
		Device Name <sup>(1)</sup>	ZU4EV	ZU5EV	ZU7EV							
	A souli souli sou Doctorous Lloite	Processor Core	Quad-core Arm® Cortex®-A53 MPCore™ up to 1.5 GHz									
	Application Processor Unit	Memory w/ECC	L1 Cache 32 KB I / D per core, L2 Cache 1 MB, on-chip Memory 256 KB									
(		Processor Core	<b>Dual-core</b> Arm Cortex-R5F MPCore™ up to 600 MHz									
(PS	Real-Time Processor Unit	Memory w/ECC	L1 Cache 32 KB I / D per core, Tightly Coupled Memory 128 KB per core									
E	Graphic & Video	Graphics Processing Unit										
ste	Acceleration	Memory		L2 Cache 64 KB								
Sy		Dynamic Memory Interface	x16: DDR4 w/o ECC; x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 w/ ECC									
ing	External Memory	Static Memory Interfaces		NAND, 2x Quad-SPI	·							
SS			PCle® Gen2 x4, 2x USB3.0, SATA 3.1, DisplayPort™, 4x Tri-mode Gigabit Ethernet									
900	Connectivity	<u> </u>	2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO									
Application F Real-Time Pr Graphic & Vi Acceleration External Mer Connectivity Integrated B Functionality PS to PL Interface Programmat Memory Clocking			Full / Low / PL / Battery Power Domains									
	Integrated Block											
	Functionality	,		10-bit, 1 MSPS – Temperature and Voltage Monito	or							
S to	PL Interface	,		12 x 32/64/128b AXI Ports								
		System Logic Cells (K)	192	256	504							
	Programmable Functionality	CLB Flip-Flops (K)	176	234	461							
		CLB LUTs (K)	88	117	230							
		Max. Distributed RAM (Mb)	2.6	3.5	6.2							
<b>(</b> )	Memory	Total Block RAM (Mb)	4.5	5.1	11.0							
(PI		UltraRAM (Mb)	13.5	18.0	27.0							
gic	Clocking	Clock Management Tiles (CMTs)	4	4	8							
P		Static Memory Interfaces	1,248	1,728								
ole		Video Codec Unit (VCU)	1	1	1							
mmak	Integrated IP	PCI Express® Gen 3x16	2x Gen3x8 <sup>(2)</sup>	2x Gen3x8 <sup>(2)</sup>	1x Gen3x16 & 1x Gen3x8 <sup>(3)</sup>							
Ial		150G Interlaken	-	-	-							
rog		100G Ethernet MAC/PCS w/RS-FEC	-	-	-							
Ы			1	1	1							
	Transcoivors		16	16	24							
	Transceivers		-	-								
	Speed Grades		-1 -2 -2L -3									
	Speed Grades	Industrial	-1 -1L -2									

1. For full part number details, see the Ordering Information section in DS891, Zyng UltraScale+ MPSoC Overview. 2.ZU4 and ZU5 also support 1x Gen3x16 based on available GTH.

3.PCle block configuration dependent on available transceivers.

5. -2LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in DS891, Zyng UltraScale+ MPSoC Overview.



<sup>4.</sup> GTH data rates are package dependent:

a) Maximum 12.5 Gb/s in SFVC784 and SFVE784

b) Maximum 16.3 Gb/s in all other packages

C1760

D1760

E1924

42.5x42.5

42.5x42.5

45x45

1.0

1.0

1.0

# AMD Zyng™ UltraScale+™ MPSoCs

			7 9				_				_		_	-	
			ZU1	ZU2	ZU3	ZU3T	ZU4	ZU5	ZU6	ZU7	ZU9	ZU11	ZU15	ZU17	ZU19
Pkg Footprint <sup>(2,3)</sup>	Dimensions E (mm)	Ball Pitch (mm)							3V HD I/O, 1.8 H 16.3 Gb/s,		Gb/s		-		
<b>\494</b>	9.5x15	0.5	170, 24, 58 4, 0, 0												
\530	9.5x16	0.5		170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
A484	19x19	0.8	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
\625	21x21	0.8	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0										
.784 <sup>(4)</sup>	23x23	0.8	214, 24, 156, 4, 0, 0	214, 96, 156 4, 0, 0	214, 96, 156 4, 0, 0	214, 72, 52 4, 4, 0	214, 96, 156 4, 4, 0	214, 96, 156 4, 4, 0							
784 <sup>(4,5)</sup>	23x23	0.8				214, 72, 52 4, 8, 0									
784 <sup>(4,5)</sup>	23x23	0.8					214, 72, 58 4, 8, 0	214, 72, 58 4, 8, 0							
900	31x31	1.0					214, 48, 156 4, 16, 0	214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0					
900	31x31	1.0							214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0		
1156	35x35	1.0							214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0		
1156	35x35	1.0								214, 48, 312 4, 20, 0		214, 48, 312 4, 20, 0			
L517	40x40	1.0										214, 72, 416 4, 16, 0		214, 72, 572 4, 16, 0	214, 72, 572 4, 16, 0
1517	40x40	1.0								214, 48, 416 4, 24, 0		214, 48, 416 4, 32, 0			
									T	1	1		1		

214, 96, 416

4, 32, 16

214, 96, 416

4, 32, 16

214, 48, 260

4, 44, 28

214, 96, 572

4, 44, 0

214, 96, 416

4, 32, 16

214, 48, 260

4, 44, 28


214, 96, 572

4, 44, 0

XMP104 (v2.7)

# AMD Zynq™ UltraScale+™ MPSoC Device Migration Table

The Zynq UltraScale+ family provides footprint compatibility to enable users to migrate designs from one device to another. Any two packages with the same footprint identifier code (last letter and number sequence) are footprint compatible.




Notes



<sup>1.</sup> Migration between D784 and E784 is supported. See UG1075, Zynq UltraScale+ Device Packaging and Pinouts Product Specification.

### AMD Zynq™ UltraScale+™ MPSoC Ordering Information



Note: -L2E (Tj = 0°C to +110°C). Refer to DS891, Zynq UltraScale+ MPSoC Overview for additional information.

\*T in ZU3T value index denotes increase in resources and transceivers vs. ZU3.





### **Disclaimer and Attribution**

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2020–2024 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Versal, and combinations thereof are trademarks of Advanced Micro Devices, Inc. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. DisplayPort<sup>™</sup> and the DisplayPort<sup>™</sup> logo are trademarks owned by the Video Electronics Standards Association (VESA®) in the United States and other countriesPCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. All other trademarks are the property of their respective owners.