

Marking/Step: Rev. C

32-bit single-chip microcontroller

### About this document

#### Scope and purpose

This document describes the deviations of the device from the current user documentation, to support the assessment of the effects of these deviations on your custom hardware and software implementations. Please take note of the following information:

- This errata sheet applies to all temperature and frequency versions and to all memory size variants, unless explicitly noted otherwise. For a derivative synopsis, see the latest datasheet or user manual
- Multiple device variants are covered in this one document. If an issue is related to a particular module, and this module is not specified for a specific device variant, then the issue does not apply to that device variant
- Devices marked with ES are engineering samples which may not be completely tested in all functional and electrical characteristics and are therefore only suitable for evaluation
- Some of the errata have workarounds which may be supported by the tool vendors. Some corresponding compiler switches may need to be set. Please refer to the respective documentation of your compiler
- To understand the effect of issues relating to the on-chip debug system, please refer to the respective debug tool vendor documentation

#### **Current documentation**

- TRAVEO™ T2G automotive MCU cluster 2D architecture technical reference manual
- TRAVEO™ T2G automotive MCU cluster 2D registers technical reference manual for CYT4DN
- CYT4DN datasheet TRAVEO™ T2G automotive MCU

Newer versions replace older versions, unless specifically stated otherwise.

Please always refer to the corresponding documentation for this device available in the category 'Documents' at www.infineon.com/TRAVEO™ and www.myInfineon.com.

#### **Conventions used in this document**

Each erratum identifier follows the pattern [Number]:

• [Number] = ascending sequential number within the three

**Note**: [Number] As this sequence is used over several derivatives, including already solved deviations, gaps can occur inside this numbering sequence

# Marking/Step: Rev. C

# infineon

## **Table of contents**

# **Table of contents**

	About this document	1
	Table of contents	2
1	Errata overview	3
2	Functional deviations	5
	Revision history of CYT4DN errata sheet	30
	Disclaimer	

# Marking/Step: Rev. C

# infineon

### 1 Errata overview

## 1 Errata overview

List of errata referenced in this document.

#### Table 1 Functional deviations

Issue title	Change	Page
[096] CAN FD RX FIFO top pointer feature does not function as expected		5
[097] CAN FD debug message handling state machine not get reset to Idle state when CANFD_CH_CCCR.INIT is set		5
[137]Limitation of work flash reading		6
[146]Potential AXI interconnect hang-up when Graphics Subsystem is powered off		7
[147]CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID		8
[153]No YUV422 allowed in Direct Capture Mode		9
[167]CAN FD incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID		9
[172]SWRESET register field of VIDEOSS0_TCONx_SWRESET violates the spec		10
[175]Misleading status is returned for Flash and eFuse system calls if there are pending NC ECC faults in SRAM controller #0		11
[176]WDT reset causes loss of SRAM retention		11
[185]Crypto ECC errors may be set after boot with application authentication		12
[198]Incomplete erase of Code Flash cells could happen Erase Suspend / Erase Resume is used along with Erase Sector operation in Non-Blocking mode		12
[199]Limitation for keeping the port state from peripheral IP after wakeup from DeepSleep		13
[201]A part of the PWR_CTL2.BGREF_LPMODE description is lacked in the existing register TRM		14
[202]Limitation of clock configuration before entering DeepSleep mode		15
[203]Several data retention information in Register TRM are incorrect		15
[204]SCBx_INTR_TX.UNDERFLOW bit may be set unintentionally		16
[205] Conditions in datasheet for standard SMIF SDR mode extended		17
[206] Hardfault may occur when the SROM APIs listed below while executing EraseSector or ProgramRow in non-blocking mode		17
[208]FPD-Link shall be used only with PLL400#4 in integer mode and SSCG disabled		18
[209] CAN FD sporadic data corruption (payload) in case acceptance filtering is not finished before reception of data R3 (DB7DB4) is completed		19
[210]Added definition of minimum input slew rate for SPI-SDR and SPI-DDR of SMIF		23
[211]Update of root and intermediate clocks table in datasheet		23
[212] Description for PASS SARx to TCPWMx direct connect triggers one-to-one is incorrect in datasheet  (table continues )		25

(table continues...)

# Marking/Step: Rev. C



## 1 Errata overview

# Table 1 (continued) Functional deviations

Issue title	Change	Page
[218]Greater change of Low voltage detection (LVD) level can issue an Over voltage detection (OVD) reset		26
[219]TDM SCLK/MCLK/DATA minimum output transition times clarified		27
[226]SCB transition times in SPI mode clarified		28
[229]System calls: improper usage of memory region end address in control logic		28

### Marking/Step: Rev. C

#### 2 Functional deviations



### 2 Functional deviations

# 2.1 [096] CAN FD RX FIFO top pointer feature does not function as expected

#### **Description**

RX FIFO top pointer function calculates the address for received messages in Message RAM by hardware. This address should be re-start back from the start address after reading all messages of RX FIFO n size (n: 0 or 1). However, the address does not re-start back from the start address when RX FIFO n size is set to 1 (CANFD\_CH\_RXFnC.FnS = 0x01). This results in CPU/DMA to read messages from the wrong address in Message RAM.

#### **Parameters affected**

N/A

#### Trigger condition(s)

RX FIFO top pointer function is used when RX FIFO n size set to 1 element (CANFD\_CH\_RXFnC.FnS = 0x01).

#### **Scope of impact**

Received message cannot be correctly read by using RX FIFO top pointer function, when RX FIFO n size set to 1 element.

#### Workaround

Any of the following

- 1. Set RX FIFO n size to 2 or more when using RX FIFO top pointer function.
- 2. Do not use RX FIFO top pointer function when RX FIFO n size set to 1 element. Instead of RX FIFO top pointer, read received messages from the Message RAM directly.

#### Fix status

No silicon fix planned. Use workaround.

# 2.2 [097] CAN FD debug message handling state machine not get reset to Idle state when CANFD\_CH\_CCCR.INIT is set

#### Description

If either CANFD\_CH\_CCCR.INIT bit is set by the Host or when the M\_TTCAN module enters BusOff state, the debug message handling state machine stays in its current state instead of being reset to Idle state. Configuring the bit CANFD\_CH\_CCCR.CCE does not change CANFD\_CH\_RXF1S.DMS.

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

Either CANFD CH CCCR.INIT bit is set by the Host or when the M TTCAN module enters BusOff state.

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Scope of impact**

The errata is limited to the use case when the Debug on CAN functionality is active. Normal operation of CAN module is not affected, in which case the debug message handling state machine always remains in Idle state. In the described use case, the debug message handling state machine is stopped and remains in the current state signaled by the bit CANFD\_CH\_RXF1S.DMS. In case CANFD\_CH\_RXF1S.DMS is set to 0b11, DMA request remains active. Bosch classifies this as non-critical error with low severity, there is no fix for the IP, Bosch recommends the workaround listed also here.

#### Workaround

In case the debug message handling state machine has stopped while CANFD\_CH\_RXF1S.DMS is 0b01 or 0b10, it can be reset to Idle state by hardware reset or by reception of debug messages after CANFD\_CH\_CCCR.INIT is reset to zero.

#### Fix status

No silicon fix planned. Use workaround.

### 2.3 [137]Limitation of work flash reading

#### **Description**

- 1. Work flash can be read via different CPU cores but only one CPU core is assigned for non-correctable ECC error handling
- 2. Reading 32 bits of work flash on AXI bus can result in ECC error (Only for CM7 core devices)

#### **Parameter affected**

N/A

#### Trigger condition(s)

- 1. Reading work flash via CPU core and ECC fault interrupt routed to two or more CPU cores
- 2. Reading 32 bits of work flash via CM7\_0/1 or other AXI master and adjacent 32 bits of work flash is not initialized (Only for CM7 core devices)

#### **Scope of impact**

- 1. Only one CPU core can be assigned for non-correctable ECC error handling
- 2. Work flash should be accessed via AHB or AXI with 64-bit boundary (Only for CM7 core devices)

#### Workaround

Any of the following:

- Option A (Recommended solution)
  - Problem 1 and problem 2: Set each CPU core to use a separate AHB DMA (M-DMA or P-DMA) channel to read work flash. If non-correctable ECC error occurs, the DMA transaction get aborted and respective CPU core gets the interrupt to manage the non-correctable ECC error

### Marking/Step: Rev. C

# **(infineon**

#### 2 Functional deviations

#### Option B

- Problem 1<sup>1)</sup>: Set non-correctable ECC error handling to reset. This way no one CPU core needs to manage the non-correctable ECC error handling
- Problem 2: Limit work flash data size to 64 bits. Program work flash in units of aligned 64-bit double words and read it as 64-bit double words thru CM7\_0/1 or another AXI master (Only for CM7 core devices)

#### Option C

- Problem 1<sup>2)</sup>: Assign one CPU core for non-correctable ECC error handling and that core informs the error to the other core which caused the error, but it takes time
- Problem 2: Use Option B

#### Fix status

No silicon fix planned. Use workaround. Infineon FLS and FEE driver were updated with workaround A. TRM was updated for this limitation.

# 2.4 [146]Potential AXI interconnect hang-up when Graphics Subsystem is powered off

#### **Description**

When Graphics Subsystem is powered off while there are outstanding AXI transactions from CPU (and/or other sources) to VRAM, it would hang-up the system interconnect.

#### **Parameter affected**

N/A

#### **Trigger condition(s)**

Application software powering off the Graphics Subsystem while there are outstanding AXI transactions from CPU (and/or other sources) to VRAM.

#### **Scope of impact**

Powering off the Graphics Subsystem can hang-up the system interconnect.

#### Workaround

Before disabling the Graphics Subsystem, ensure that there are no outstanding AXI accesses from CPUSS to the VRAM:

- Confirm that M-DMA(AXI-DMA) and Ethernet MAC have completed their transfers to/from VRAM, and do not setup any new transfers to/from VRAM or with the descriptor in VRAM
- Ensure that CM7 is not executing code from VRAM
- Ensure that no VRAM addresses are cached in the CM7's caches, and that the VRAM address range is configured to non-cacheable
- Confirm that there are no outstanding transactions from the CM7 CPU to VRAM, e.g. by the following sequence:
  - 1. Read a certain address from the VRAM
  - 2. Write a different value to this VRAM address

Not recommended to use for EEPROM emulation. EEPROM emulation needs to cope with aborted write/erase. In such a scenario, option B leads to deadlock in endless resets. However, option B can be used if work flash update is not intended in the field.

Not recommended to use with MCAL, since the inter-core communication is too slow.

### Marking/Step: Rev. C

### 2 Functional deviations



- 3. Read back this VRAM address and confirm that the written value is read
- **4.** Do not perform any additional accesses to VRAM

Now it is safe to disable the Graphics Subsystem.

#### **Fix status**

There is no plan for any change of hardware or of the graphics driver. The architecture TRM (002-25800 Rev. \*C) was updated.

# 2.5 [147]CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID

#### **Description**

Configuration:

Several Tx Buffers are configured with same Message ID. Transmission of these Tx Buffers is requested sequentially with a delay between the individual Tx requests.

Expected behavior:

When multiple Tx Buffers that are configured with the same Message ID have pending Tx requests, they shall be transmitted in ascending order of their Tx Buffer numbers. The Tx Buffer with lowest buffer number and pending Tx request is transmitted first.

Observed behavior:

It may happen, depending on the delay between the individual Tx requests, that in the case where multiple Tx Buffers are configured with the same Message ID the Tx Buffers are not transmitted in order of the Tx Buffer number (lowest number first).

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

When multiple Tx Buffers that are configured with the same Message ID have pending Tx requests.

#### **Scope of impact**

In the case described it may happen, that Tx Buffers configured with the same Message ID and pending Tx request are not transmitted with lowest Tx Buffer number first (message order inversion).

#### Workaround

Any of the following:.

- 1. First write the group of Tx message with the same Message ID to the Message RAM and then afterwards request transmission of all these messages concurrently by a single write access to CANFDx\_CHy\_TXBAR. Before requesting a group of Tx messages with this Message ID ensure that no message with this Message ID has a pending Tx request.
- 2. Use the Tx FIFO instead of dedicated Tx Buffers for the transmission of several messages with the same Message ID in a specific order.

Applications not able to use workaround #1 or #2 can implement a counter within the data section of their messages sent with same ID in order to allow the recipients to determine the correct sending sequence.

#### Fix status

No silicon fix planned. Use workaround.

Marking/Step: Rev. C

#### 2 Functional deviations



## 2.6 [153]No YUV422 allowed in Direct Capture Mode

#### Description

When VIDEOSS is operating in Direct Capture Mode (video input data goes directly to a display without frame buffer interaction) the YUV 4:2:2 to 4:4:4 up-sampling function is corrupting video in a way that prevents the display engine to properly synchronize.

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

RASTERMODE = YUV422 in ExtScr4 when destination is ExtDst4 and not Store4 unit.

#### **Scope of impact**

YUV422 cannot be used as a color format for video sources in video feed-through applications.

#### Workaround

Use capture to display with frame buffers or use video source with RGB or YUV444 format.

#### Fix status

No silicon fix planned. Use workaround.

# 2.7 [167]CAN FD incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID

#### **Description**

The following is the updated description in Section 3.5.2 Dedicated Tx Buffers and 3.5.4 Tx Queue of the Architecture TRM related to transmission from multiple buffers configured with the same Message ID.

#### 3.5.2 Dedicated Tx Buffers

- Wording TRM: If multiple Tx Buffers are configured with the same Message ID, the Tx Buffer with the lowest buffer number is transmitted first.
- Enhancement: These Tx buffers shall be requested in ascending order with lowest buffer number first. Alternatively all Tx buffers configured with the same Message ID can be requested simultaneously by a single write access to CANFDx\_CHy\_TXBAR.

#### 3.5.4 Tx Queue

- Wording TRM: If multiple queue buffers are configured with the same Message ID, the queue buffer with the lowest buffer number is transmitted first.
- Replacement: In case that multiple Tx Queue buffers are configured with the same Message ID, the
  transmission order depends on numbers of the buffers where the messages were stored for transmission.
  As these buffer numbers depend on the then current states of the PUT Index, a prediction of the
  transmission order is not possible.
- Wording TRM: An Add Request cyclically increments the Put Index to the next free Tx Buffer.
- Replacement: The PUT Index always points to that free buffer of the Tx Queue with the lowest number.

#### **Parameters affected**

N/A

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Trigger condition(s)**

Using multiple dedicated Tx Buffers or Tx Queue Buffers configured with the same Message ID

#### **Scope of impact**

In the case the dedicated Tx Buffers with the same Message ID are not requested in ascending order or at the same time or in case of multiple Tx Queue Buffers with the same Message ID, it cannot be guaranteed, that these messages are transmitted in ascending order with lowest buffer number first.

#### Workaround

In case a defined order of transmission is required the Tx FIFO shall be used for transmission of messages with the same Message ID. Alternatively dedicated Tx Buffers with the same Message ID shall be requested in ascending order with lowest buffer number first or by a single write access to CANFDx\_CHy\_TXBAR. Alternatively a single Tx Buffer can be used to transmit those messages one after the other.

#### Fix status

No silicon fix planned. Use workaround.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*H for body controller entry family
- 002-24401 Rev. \*F for body controller high family
- 002-33175 Rev. \*A for cluster entry family
- 002-25800 Rev. \*D for cluster 2D family

# 2.8 [172]SWRESET register field of VIDEOSSO\_TCONx\_SWRESET violates the spec

#### Description

- **1.** Some devices might have wrong reset values upon reset.
- 2. The SWRESET field read as zero indicates TCON registers being at reset state. However, according to the spec, a value of one being read on SWRESET field should indicate the reset state
- **3.** When TCON enters reset, not all registers are reset.

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

On system reset and while writing to the SWRESET register

#### **Scope of impact**

No impact since the register is not used by the software for debug and not used in customer applications

#### Workaround

Write only zero to the SWRESET register field to not trigger the reset active state. This register should not be used at all since other register fields of this register are for miniLVDS and this feature is not supported.

#### Fix status

No silicon fix planned. Use workaround.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.9 [175] Misleading status is returned for Flash and eFuse system calls if there are pending NC ECC faults in SRAM controller #0

#### **Description**

Flash and eFuse system calls will return misleading status of 0xf0000005 ("Page is write protected") even for non-protected row or 0xf0000002 ("Invalid eFuse address") for valid eFuse address in case of pending NC ECC faults in SRAM controller #0.

#### **Parameters affected**

Return status of Flash and eFuse system calls

#### Trigger condition(s)

NC ECC fault(s) pending in SRAM controller #0 and SWPUs are populated in the design.

#### **Scope of impact**

Flash and eFuse system calls will not work until the NC ECC fault(s) pending in SRAM controller #0 is properly handled.

#### Workaround

If the NC ECC fault(s) are not due to hardware malfunction (i.e. if the faults are due to usage of non-initialized SRAM or improper SRAM initialization), then clearing of these pending faults will resolve the issue.

#### Fix status

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*I for body controller entry family
- 002-24401 Rev. \*G for body controller high family
- 002-33175 Rev. \*A for cluster entry family
- 002-25800 Rev. \*D for cluster 2D family

## 2.10 [176]WDT reset causes loss of SRAM retention

#### **Description**

Architecture TRM Table 19-1 shows WDT reset can retain SRAM if there is an orderly shutdown of the SRAM only during a warning interrupt. However, this is wrong. WDT reset causes loss of SRAM retention.

#### **Parameters affected**

N/A

#### Trigger condition(s)

WDT reset

#### **Scope of impact**

WDT reset causes loss of SRAM retention.

#### Workaround

None

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Fix status**

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*I for body controller entry family
- 002-24401 Rev. \*G for body controller high family
- 002-33175 Rev. \*A for cluster entry family
- 002-25800 Rev. \*D for cluster 2D family

# 2.11 [185]Crypto ECC errors may be set after boot with application authentication

#### **Description**

Due to the improper initialization of the Crypto memory buffer, Crypto ECC errors may be set after boot with application authentication. In spite of the Crypto ECC errors, the result of the authentication is reliable.

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

Boot device with application authentication

#### **Scope of impact**

Crypto ECC errors may be set after boot with application authentication.

#### Workaround

Clear or ignore Crypto ECC errors which generated during boot with application authentication.

#### Fix status

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*I for body controller entry family
- 002-24401 Rev. \*G for body controller high family
- 002-33175 Rev. \*A for cluster entry family
- 002-25800 Rev. \*E for cluster 2D family

# 2.12 [198]Incomplete erase of Code Flash cells could happen Erase Suspend / Erase Resume is used along with Erase Sector operation in Non-Blocking mode

#### **Description**

Code Flash memory can be erased in "Non-Blocking" mode; a Non-Blocking mode supported option allow users to suspend an ongoing erase sector operation. When an ongoing erase operation is interrupted using "Erase Suspend" and "Erase Resume", Flash cells may not have been erased completely, even after the erase operation complete is indicated by FLASHC\_STATUS register. Only Code Flash is impacted by this issue, Work Flash and Supervisory Flash (SFlash) are not impacted.

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Parameters affected**

N/A

#### **Trigger condition(s)**

Using EraseSector System Call in Non-Blocking mode for CM0+ to erase Code Flash and the ongoing erase operation is interrupted using EraseSuspend and EraseResume System calls.

#### **Scope of impact**

When Code Flash sectors are erased in Non-Blocking mode and the ongoing erase operation is interrupted by Erase Suspend / Erase Resume, it cannot be guaranteed that the Code Flash cells are fully erased. Any read on the Code Flash area after the erase is complete or read on the programmed data after ProgramRow is complete can trigger ECC errors.

#### Workaround

Any of the following

- 1. User can use Non-Blocking mode for EraseSector, but users must not interrupt the erase operation using Erase Suspend / Erase Resume.
- 2. If a Code Flash sector erase operation is interrupted using Erase Suspend / Erase Resume, then erase the same sector again without Erase Suspend / Erase Resume before reading the sector or programming the sector.

#### Fix status

Fixed to update the Flash settings from the following date code

- CYT2B6/7/9: 304xxxxx
- CYT2BL: 312xxxxx
- CYT3BB/4BB: 240xxxxx
- CYT4BF: 312xxxxx
- CYT2CL: 312xxxxx
- CYT3DL: 312xxxxx
- CYT4DN: 312xxxxx

# 2.13 [199]Limitation for keeping the port state from peripheral IP after wakeup from DeepSleep

#### **Description**

The port state is not retained when the port selects peripheral IP (except for LIN or CAN FD) and MCU wakes up from DeepSleep.

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

The port selects peripheral IP (except for LIN or CAN FD) and MCU wakes up from DeepSleep.

#### Scope of impact

Unexpected port output change might affect user system.

Marking/Step: Rev. C

#### 2 Functional deviations



#### Workaround

If the port selects peripherals IP (except for LIN or CAN FD) and the port output value need to keep after wakeup from DeepSleep, set HSIOM\_PRTx\_PORT\_SEL.IOy\_SEL = 0 (GPIO) before DeepSleep and set the required output value in GPIO configuration registers. After wakeup, change HSIOM\_PRTx\_PORT\_SEL.IOy\_SEL back to the peripheral IP.

#### Fix status

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*I for body controller entry family
- 002-24401 Rev. \*G for body controller high family
- 002-33175 Rev. \*B for cluster entry family
- 002-25800 Rev. \*E for cluster 2D family

# 2.14 [201]A part of the PWR\_CTL2.BGREF\_LPMODE description is lacked in the existing register TRM

#### **Description**

The following is lacked from the PWR\_CTL2.BGREF\_LPMODE description in the existing register TRM.

"This register will not set unless CLK\_ILOO\_CONFIG.ILOO\_ENABLE==1. When changing back to continuous operation, keep ILOO enabled for at least 5 ILOO cycles after clearing this bit to allow for internal synchronization."

#### **Parameters affected**

N/A

#### Trigger condition(s)

Using the PWR\_CTL2.BGREF\_LPMODE

#### **Scope of impact**

PWR\_CTL2.BGREF\_LPMODE may not be set or cleared.

#### Workaround

Use the PWR\_CTL2.BGREF\_LPMODE according to the following description.

"This register will not set unless CLK\_ILO0\_CONFIG.ILO0\_ENABLE==1. When changing back to continuous operation, keep ILO0 enabled for at least 5 ILO0 cycles after clearing this bit to allow for internal synchronization."

#### Fix status

No silicon fix planned. Register TRM was updated.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.15 [202]Limitation of clock configuration before entering DeepSleep mode

#### Description

DeepSleep should not be entered while any FLL/PLL is enabled and using ECO as its reference clock. Since the unstable ECO clock after wakeup is outside the allowed reference clock limits for FLL/PLL, there is possibility of failing the DeepSleep wakeup.

#### **Parameters affected**

N/A

#### Trigger condition(s)

DeepSleep transition while any FLL/PLL is enabled and using ECO as its reference clock.

#### **Scope of impact**

There is possibility of failing the DeepSleep wakeup.

#### Workaround

If any FLL/PLL is operating with the ECO as its reference clock, change the clock to either ECO direct or IMO direct or IMO with FLL/PLL before entering DeepSleep.

#### Fix status

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*I for body controller entry family
- 002-24401 Rev. \*G for body controller high family
- 002-33175 Rev. \*B for cluster entry family
- 002-25800 Rev. \*E for cluster 2D family

# 2.16 [203] Several data retention information in Register TRM are incorrect

#### **Description**

The following registers are described as 'Retained' in the Register TRM while it is not guaranteed that the value before entering DeepSleep mode is still readable from the register.

- SARADC: PASSx\_SARy\_CHz\_RESULT
- SRSS: PWR\_LVD\_STATUS
- SRSS: PWR\_LVD\_STATUS2
- SRSS: CLK\_CAL\_CNT1
- SRSS: CLK\_CAL\_CNT2
- SRSS: CLK\_FLL\_STATUS
- SRSS: WDT\_INTR
- SRSS: WDT\_INTR\_MASKED
- SRSS: CLK\_PLL400Mx\_STATUS (not for CYT2B6/7/9/L)
- MIXER: MIXER\_DST\_STRUCT\_INTR\_DST\_MASKED (only for cluster devices)

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Parameters affected**

N/A

#### **Trigger condition(s)**

Use of the related function and wakeup from DeepSleep mode.

#### **Scope of impact**

The values before entering DeepSleep are not retained.

#### Workaround

For PASSx SARy CHz RESULT, any of the following:

- 1. Store the conversion values at another memory location before entering DeepSleep mode
- 2. Restart the conversion after wakeup from DeepSleep mode

For the other registers:

Rewrite the register value or read the status flags again after wakeup

#### Fix status

No silicon fix planned. Register TRM was updated.

### 2.17 [204] SCBx\_INTR\_TX.UNDERFLOW bit may be set unintentionally

#### **Description**

There is possibility of setting the SCBx\_INTR\_TX.UNDERFLOW bit even if the FIFO is not empty.

#### **Parameters affected**

N/A

#### Trigger condition(s)

Using the TX FIFO for SCB when the AHB-Lite interface clock (CLK\_GR6) frequency of the AHB bus is greater than 3x the SCB functionality clock (PCLK\_SCBx\_CLOCK).

#### **Scope of impact**

SCBx\_INTR\_TX.UNDERFLOW bit may be set unintentionally.

#### Workaround

Ignore the SCBx\_INTR\_TX.UNDERFLOW bit if the FIFO is not empty.

#### Fix status

No silicon fix planned. Register TRM was updated.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.18 [205] Conditions in datasheet for standard SMIF SDR mode extended

#### Description

The required register setting for SMIF SDR mode (SMIFx\_COREy\_CTL2.TX\_SDR\_EXTRA\_SETUP = 1) was missing and could lead to incorrect timing.

#### **Parameters affected**

Recommended configuration for standard SMIF SDR mode got extended

#### **Trigger condition(s)**

Use of standard SMIF SDR mode

#### **Scope of impact**

Setup time (SID1605) might not be met in standard SMIF SDR mode.

#### Workaround

Follow the new recommended configuration (SMIFx\_COREy\_CTL2.TX\_SDR\_EXTRA\_SETUP = 1).

#### Fix status

No silicon fix planned. Datasheet was updated.

# 2.19 [206] Hardfault may occur when the SROM APIs listed below while executing EraseSector or ProgramRow in non-blocking mode

#### **Description**

The following SROM APIs read data from bank#0 (or bank#1 if dual bank mode with mapping B is used) in SFlash. While doing that the check for active non-blocking erase or program of bank#0 (or bank#1 if dual bank mode with mapping B is used) is not performed. Therefore, reading bank#0 (or bank#1 if dual bank mode with mapping B is used) while there is an active erase/program operation triggers a bus error. This results in a hardfault occurrence based on FLASHC\_FLASH\_CTL register settings.

#### Affected SROM APIs:

- ReadSWPU
- WriteSWPU
- GenerateHash
- Checksum<sup>3)</sup>
- ComputeBasicHash<sup>3)</sup>
- CheckFactoryHash
- ProgramWorkFlash<sup>4)</sup>
- SwitchOverRegulators (not for CYT2B6/7/9/L, CYT2CL)
- LoadRegulatorsTrims (not for CYT2B6/7/9/L, CYT2CL)

#### **Parameters affected**

N/A

<sup>&</sup>lt;sup>3</sup> Do not call it to calculate on the bank where programming/erasing is in progress

Do not use it during non-blocking operation

### Marking/Step: Rev. C

### 2 Functional deviations



#### Trigger condition(s)

Calling the affected SROM APIs while executing EraseSector or ProgramRow in non-blocking mode on bank#0 (or bank#1 if dual bank mode with mapping B is used).

#### **Scope of Impact**

The affected SROM APIs cannot be used while executing EraseSector or ProgramRow in non-blocking mode on bank#0 (or bank#1 if dual bank mode with mapping B is used).

#### Workaround

Do not use the affected SROM APIs while executing EraseSector or ProgramRow in non-blocking mode on bank#0 (or bank#1 if dual bank mode with mapping B is used).

#### **Fix status**

No silicon fix planned.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*J for body controller entry family
- 002-24401 Rev. \*H for body controller high family
- 002-33175 Rev. \*D for cluster entry family
- 002-25800 Rev. \*F for cluster 2D family

#### **Impact on Infineon software**

**Impact: Limitation** 

Related modules: S-LLD, HSM-Perf-Lib

Comment: While executing EraseSector or ProgramRow in non-blocking mode on bank#0 (or bank#1 if dual bank mode with mapping B is used), users must not do anything of following:

- 1. Call CySldProt GetSwpuFlashStructCfg
- **2.** Call CySldProt\_VerifySecureDomainFlashWriteProtection if CySldProt\_SwpuFlashStructGroupConfigurations is non-empty

# 2.20 [208]FPD-Link shall be used only with PLL400#4 in integer mode and SSCG disabled

#### Description

FPD-Link timing parameters cannot be guaranteed if the used PLL400#4 is not set to integer mode.

#### **Parameters affected**

SID880 to SID922

#### **Trigger condition(s)**

Use of FPD-Link with PLL400#4.

#### **Scope of impact**

FPD-Link can only be used with PLL400#4 in integer mode

### Marking/Step: Rev. C

### 2 Functional deviations



#### Workaround

Disable SSCG and fractional divider on PLL400#4 when FPD-Link is used as display output on Display#0 root clock (CLK\_HF11) and/or Display#1 root clock (CLK\_HF12).

**Note**: Other PLL400 instances cannot be used for Display root clocks.

#### Fix status

No silicon fix planned. Datasheet was updated.

#### **Impact on Infineon software**

Customers of VGFX-DRV using display signal output via FPD-Link should apply the suggested workaround. The McuSscgPllModulationEnable and McuSscgPllFractionalDivisionEnable settings of the MCAL module can be used to disable SSCG and fractional divider.

# 2.21 [209] CAN FD sporadic data corruption (payload) in case acceptance filtering is not finished before reception of data R3 (DB7..DB4) is completed

#### **Description**

During frame reception the Rx Handler accesses the external Message RAM for acceptance filtering (read accesses) and for storing of the accepted messages (write accesses).

The time needed for acceptance filtering and for storing of a received message depends on

- the Host clock frequency
- the worst-case latency of the read and write accesses to the external Message RAM
- the number of configured filter elements
- the workload of the transmit message (Tx) handler in parallel to the receive message (Rx) handler Received data bytes (DB0..DBm) from the CAN Core are buffered in the cache of the Rx Handler before they are workless to the Massage BAM are numbered from B3 to

written to the Message RAM (in words of 4 byte). Data words inside the Message RAM are numbered from R2 to Rn ( $n \le 17$ ).

	31		24 23				16	15	8	7		0
R0	ESI	XTD RTR						ID[28:0]				
R1A	ANMF	FIDX[6:0]	2	N I	拉	BRS	DLC[3:0]		RXT	S[15:0]		
R1B	ANMF	FIDX[6:0]	,	ν Π Ι	拉	BRS	DLC[3:0]		res		SC	RXTSP [3:0]
R2		DB3[7:0]			D	B2	[7:0]	DB1	[7:0]		BC	[7:0]
R3		DB7[7:0]			D	B6	[7:0]	DB5	[7:0]	С	B4	[7:0]
									-			
Rn		DBm[7:0]			DB	ßm-	1[7:0]	DBm-2	2[7:0]	DE	3m	-3[7:0]

Figure 1 Rx Buffer and FIFO Element

### Marking/Step: Rev. C

#### 2 Functional deviations



Under the following conditions a received message will have corrupted data while the received message is signaled as valid to the host.

- 1. The data length code (DLC) of the received Message is greater than 4 (DLC > 4)
- 2. The storage of Ri of a received message into the Message RAM (after acceptance filtering is done) has not completed before R(i+1) is transferred from the CAN Core into the cache of the Rx Handler (where 2 ≤ i ≤ 5)
- 3. While condition 1 and 2 apply, a concurrent read of data word Ri from the cache and write of data word R(i+1) into the cache of the Rx handler happens

The data will be corrupted in a way, that in the Message RAM R(i+1) has the same content as Ri.

Despite the corrupted data, the M\_TTCAN signals the storage of a valid frame in the Message RAM:

- Rx FIFO: FIFO put index RXFnS.FnPI is updated
- Dedicated Rx Buffer: New Data flag NDATn.NDxx is set
- Interrupt flag IR.MRAF is not set

The issue may occur in FD Frame Format as well as in Classic Frame Format.

Figure 2 shows how the available time for acceptance filtering and storage is reduced.




Figure 2 CAN frame with DLC > 4

Table 2 TRAVEO™ T2G: Minimum host clock frequency for CAN FD when DLC = 5

Number	Number	Arbitratio	n bit rate =	0.5 Mbps		Arbitratio	Arbitration bit rate = 1 Mbps				
of configure d active filter element 11-bit IDs/29-bit IDs <sup>1) 2)</sup>	of active CAN channels in an instance 3)	Data bit rate = 0.5 Mbps	Data bit rate = 1 Mbps	Data bit rate = 2 Mbps	Data bit rate = 4 Mbps	Data bit rate = 1 Mbps	Data bit rate = 2 Mbps	Data bit rate = 4 Mbps	Data bit rate = 5 Mbps		
32/16	2	3.9 MHz	7.1 MHz	13.1 MHz	22.8 MHz	7.7 MHz	14.1 MHz	26.1 MHz	31.5 MHz		
	3	5.4 MHz	9.9 MHz	18.3 MHz	31.8 MHz	10.7 MHz	19.7 MHz	36.5 MHz	44.0 MHz		
	4	6.9 MHz	12.7 MHz	23.5 MHz	40.8 MHz	13.8 MHz	25.3 MHz	46.9 MHz	56.5 MHz		
	5	8.4 MHz	15.5 MHz	28.6 MHz	49.9 MHz	16.8 MHz	30.9 MHz	57.2 MHz	69.0 MHz		
64/32	2	7.4 MHz	13.5 MHz	24.9 MHz	43.4 MHz	14.7 MHz	26.9 MHz	49.8 MHz	60.0 MHz		
(table con	3	10.3 MHz	18.8 MHz	34.9 MHz	60.7 MHz	20.5 MHz	37.6 MHz	69.7 MHz	84.0 MHz <sup>4)</sup>		

(table continues...)

Marking/Step: Rev. C

#### 2 Functional deviations



Table 2 (continued) TRAVEO™ T2G: Minimum host clock frequency for CAN FD when DLC = 5

Number	Number	Arbitratio	n bit rate =	0.5 Mbps		Arbitration bit rate = 1 Mbps			
of configure d active filter element 11-bit IDs/29-bit IDs <sup>1) 2)</sup>	of active CAN channels in an instance 3)	Data bit rate = 0.5 Mbps	Data bit rate = 1 Mbps	Data bit rate = 2 Mbps	Data bit rate = 4 Mbps	Data bit rate = 1 Mbps	Data bit rate = 2 Mbps	Data bit rate = 4 Mbps	Data bit rate = 5 Mbps
	4	13.2 MHz	24.2 MHz	44.8 MHz	78.0 MHz	26.3 MHz	48.4 MHz	89.5 MHz <sup>4)</sup>	107.9 MHz <sup>5)</sup>
	5	16.1 MHz	29.6 MHz	54.7 MHz	95.3 MHz <sup>4)</sup>	32.1 MHz	59.1 MHz	109.4 MHz <sup>5)</sup>	131.8 MHz <sup>5)</sup>
96/48	2	10. 8 MHz	19.9 MHz	36.8 MHz	64.0 MHz	21.6 MHz	39.7 MHz	73.5 MHz	88.6 MHz <sup>4)</sup>
	3	15.1 MHz	27.8 MHz	51.5 MHz	89.6 MHz <sup>4)</sup>	30.2 MHz	55.6 MHz	102.9 MHz <sup>5)</sup>	124.0 MHz <sup>5)</sup>
	4	19.4 MHz	35.7 MHz	66.1 MHz	115.1 MHz <sup>5)</sup>	38.8 MHz	71.4 MHz	132.2 MHz <sup>5)</sup>	159.3 MHz <sup>5)</sup>
	5	23.7 MHz	43.6 MHz	80.8 MHz <sup>4)</sup>	140.7 MHz <sup>5)</sup>	47.4 MHz	87.2 MHz <sup>4)</sup>	161.5 MHz <sup>5)</sup>	194.7 MHz <sup>5)</sup>
128/64	2	14.3 MHz	26.3 MHz	48.6 MHz	84.7 MHz <sup>4)</sup>	28.4 MHz	52.5 MHz	97.2 MHz <sup>4)</sup>	117.2 MHz <sup>5)</sup>
	3	20.0 MHz	36.8 MHz	68.0 MHz	118.5 MHz <sup>5)</sup>	40.0 MHz	73.5 MHz	136.0 MHz <sup>5)</sup>	164.0 MHz <sup>5)</sup>
	4	25.7 MHz	47.2 MHz	87.5 MHz <sup>4)</sup>	152.3 MHz <sup>5)</sup>	51.4 MHz	94.4 MHz <sup>4)</sup>	174.9 MHz <sup>5)</sup>	210.8 MHz <sup>5)</sup>
	5	31.4 MHz	57.7 MHz	106.9 MHz <sup>5)</sup>	186.1 MHz <sup>5)</sup>	62.7 MHz	115.4 MHz <sup>5)</sup>	213.7 MHz <sup>5)</sup>	257.5 MHz <sup>5)</sup>

<sup>1)</sup> M\_TTCAN starts always at filter element #0 and proceeds through the filter list to find a matching element. Acceptance filtering stops at the first matching element and the following filter elements are not evaluated for this message. Therefore, the sequence of configured filter elements has a significant impact on the performance of the filtering process.

#### **Parameters Affected**

N/A

#### **Trigger condition(s)**

Under the following conditions a received message will have corrupted data while the received message is signaled as valid to the host.

1. The data length code (DLC) of the received Message is greater than 4 (DLC > 4)

v2.4

<sup>2)</sup> Acceptance filtering search for 11-bit IDs and 29-bit IDs filter element is running separately, only one configured filter setting should be considered. Searching for one 29-bit filter element requires approximately double cycles for one 11-bit filter element.

<sup>3)</sup> See the device datasheet for the supported number of channels

<sup>4)</sup> Frequency is not reachable since the maximum host clock frequency for M\_TTCAN in CYT2B6 is 80 MHz

<sup>5)</sup> Frequency is not reachable since the maximum host clock frequency for M\_TTCAN in all TRAVEO™ T2G is 100 MHz

### Marking/Step: Rev. C

#### 2 Functional deviations

- 2. The storage of Ri of a received message into the Message RAM (after acceptance filtering is done) has not completed before R(i+1) is transferred from the CAN Core into the cache of the Rx Handler (where 2 ≤ i ≤
- While condition 1 and 2 apply, a concurrent read of data word Ri from the cache and write of data word 3. R(i+1) into the cache of the Rx handler happens

#### **Scope of impact**

The erratum is limited to the case when the Host clock frequency used in the actual device is below the limit shown in Table 2.

Corrupted data is written to the Rx FIFO element respective the dedicated Rx Buffer.

The received frame is nevertheless signaled as valid.

#### Workaround

Check whether the minimum Host clock frequency, that is shown in Table 2, is below the Host clock frequency used in the actual device.

If yes, there is no problem with the selected configuration.

If no, use one of the following two workarounds.

<First workaround>

Try different configuration by changing the following parameters until the actual host clock frequency (CLK GR5) is above the minimum host frequency shown in Table 2.

- Increase the CLK\_GR5 frequency in the actual device
- Reduce the CAN-FD Data Bit rate
- Reduce the number of configured filter elements
- Reduce the number of active CAN channels in an instance

Also, use DLC>=8 instead of DLCs 5, 6, and 7 in the CAN Environment/System, as they place higher demands on the minimum Host clock frequency (the worst case is DLC=5) or restrict your CAN Environment/System to DLC

Note: While changing the actual host clock frequency, CLK\_GR5 must always be equal or higher than PCLK\_CANFD[x]\_CLOCK\_CAN[y] for all configurations.

<Second workaround>

Due to condition 3 the issue occurs only sporadically. Use an end-to-end (E2E) protection (for example, checksum or CRC covering the data field) and add it to all messages in the CAN system, to detect data corruption in received frames.

#### Fix status

No silicon fix planned. Use workaround.

#### **Impact on Infineon software**

Impact: Limitation

Related modules: CAN, MCU

Comment: The user must evaluate the impact of the erratum for each CAN instance separately. A CAN instance is the entirety of CanControllers with the same CanControllerInstance value.

- For the number of active CAN nodes: Use the maximum number of CanController configurations of a CAN 1. instance that can be active (Autosar controller state STARTED or SLEEP) at a time
- 2. For the host clock frequency: In McuPeriGroupSettings locate the setting with McuPeriGroup=MCU\_PERI\_GROUP5\_MMIO5 and take the value from McuPeriGroupClockFrequency
- 3. For the number of configured active filter element 11-bit IDs/29-bit IDs: Use the corresponding values from the "Message RAM (...) linking table" in the generated Can\_PBcfg.h file. Note that each CanController has its separate table. Take the maximum values.

### Marking/Step: Rev. C

# **(Infi**

#### 2 Functional deviations

- **4.** For the Arbitration bit rate: Use the maximum CanControllerBaudRate value of all the CanControllers
- **5.** For the Data bit rate: Use the maximum CanControllerFdBaudRate value of all the CanControllers if configured. Otherwise use CanControllerBaudRate.

# 2.22 [210]Added definition of minimum input slew rate for SPI-SDR and SPI-DDR of SMIF

#### **Description**

The minimum input slew rate of SPI-SDR and SPI-DDR mode of the serial memory interface were not defined which could cause malfunction of the transactions.

#### **Parameters affected**

Following parameters have been added:

- For CYT2CL
  - SPI-SDR: SID1614 = min 1.03 V/ns
  - SPI-DDR: SID1714 = min 1.03 V/ns
- For CYT3DL
  - SPI-SDR: SID1613 = min 0.7 V/ns
  - SPI-DDR: SID1713 = min 0.7 V/ns
- For CYT4DN
  - SPI-SDR: SID1612 = min 1.125 V/ns
  - SPI-DDR: SID1712 = min 1.125 V/ns

#### **Trigger condition(s)**

Using SPI-SDR and SPI-DDR mode of the serial memory interface

#### **Scope of impact**

If the minimum input slew rate is not fulfilled, SMIF could cause malfunction of the transactions.

#### **Workaround**

The minimum input slew needs to be fulfilled for reliable operation.

#### Fix status

No silicon fix planned. Datasheet was updated.

### Impact on Infineon software

Impact: No

Related modules: None

Comment: Software in scope does not support SMIF.

# 2.23 [211]Update of root and intermediate clocks table in datasheet

#### **Description**

Datasheet table 26-19 for root and intermediate clocks had some typos.

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Parameters affected**

Table 3 Root and intermediate clocks for CYT3DL

Root clock	Maximum	Source	Maximum permitted clock frequency (MHz)							
	permitted clock		PLL/FLL (	Clock sourc	e: ECO/LPECO	PLL/FLL Clock source: IMO				
	frequency (MHz)		Integer	SSCG	Fractional	Integer	SSCG	Fractional		
CLK_HF8/ CLK_HF9	266	PLL400#1	200	<del>196</del> N/A	<del>198</del> N/A	191	<del>187</del> N/A	<del>189</del> N/A		
		PLL400#2	266	<del>260</del> N/A	<del>263</del> N/A	254	<del>249</del> N/A	<del>252</del> N/A		

#### Table 4 Root and intermediate clocks for CYT4DN

Root clock	Maximum	Source	Maximum permitted clock frequency (MHz)							
	permitted clock		PLL/FLL C	ock source:	ECO/LPECO	PLL/FLL Clock source: IMO				
	frequency (MHz)		Integer	SSCG	Fractional	Integer	SSCG	Fractional		
CLK_HF8/ CLK_HF9	<del>370</del> 333	PLL400#1	333	<del>326</del> N/A	<del>329</del> N/A	318	<del>312</del> N/A	<del>315</del> N/A		
		PLL400#2	333	<del>362</del> N/A	<del>366</del> N/A	318	<del>312</del> N/A	<del>315</del> N/A		

#### Trigger condition(s)

Using these clocks and clock sources.

### **Scope of impact**

Reduced frequency under these conditions

#### Workaround

Follow these maximum permitted clock frequencies

#### Fix status

No silicon fix planned. Datasheet was updated.

#### **Impact on Infineon software**

Impact: Limitation
Related modules: MCU

Comment: The user must verify that clock settings do not exceed the specified maximum. The value shown in McuClockRootSettings/McuClockRootFrequency must be less than or equal to the maximum permitted root clock. The value shown in McuClockPathSettings/McuClockPathFrequency must be less than or equal to the maximum permitted PLL/FLL clock. MCAL resource property files will be updated so that the validity check of McuClockRootFrequency works correctly.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.24 [212] Description for PASS SARx to TCPWMx direct connect triggers one-to-one is incorrect in datasheet

#### **Description**

The body controller device's datasheet showed 'trig=2' in the description for PASS SARx to TCPWMx direct connect triggers one-to-one, which was incorrect as TCPWM's input trigger selection (TR\_IN\_SEL) value. The correct value is '4' as shown in the architecture TRM chapter 25 descriptions and table 25-2.

The cluster device's datasheet showed 'trig=0' in the description for PASS SARx to TCPWMx direct connect triggers one-to-one, which was incorrect as TCPWM's input trigger selection (TR\_IN\_SEL) value. The correct value is '2'. Therefore, the correct description and table 25-2 in the architecture TRM chapter 25 are as follows.

Table 25-2 shows how the multiplexer should be handled for the input trigger event generation. The TRAVEO™ T2G Cluster MCU supports the following input triggers:

- Number of specific one-to-one trigger inputs: 1
- Number of general-purpose trigger inputs: 60

Table 5 Handling input trigger multiplexers for cluster devices

Input trigger selection	Input trigger	Input trigger source
0	Constant '0'	Constant '0'
1	Constant '1'	Constant '1'
2	HSIOM column ACT#2 or PASS (programmable analog subsystem), through 1:1 trigger mux #2	Refer to the "Alternate function pin assignments" or "Triggers one-to- one" section in the device datasheet
3	tr_all_cnt_in[0]	Refer to the trigger mux block in the device datasheet
:	:	:
62	tr_all_cnt_in[59]	Refer to the trigger mux block in the device datasheet

#### **Parameters affected**

N/A

#### **Trigger condition(s)**

Using the triggers one-to-one for PASS SARx to TCPWMx direct connect

#### **Scope of impact**

The triggers one-to-one for PASS SARx to TCPWMx direct connect cannot work if TCPWM's input trigger selection is not correct.

#### Workaround

For body devices, use '4' as TCPWM's input trigger selection (TR\_IN\_SEL) value for PASS SARx to TCPWMx direct

For cluster devices, use '2' as TCPWM's input trigger selection (TR\_IN\_SEL) value for PASS SARx to TCPWMx direct connect.

#### Fix status

No silicon fix planned. Datasheet was updated.

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Impact on Infineon Software**

Impact: No

Related modules: PWM

Comment: MCAL PWM module does not support one-to-one triggers.

# 2.25 [218] Greater change of Low voltage detection (LVD) level can issue an Over voltage detection (OVD) reset

#### **Description**

OVD and LVD share the common resistor ladder for reference voltages. Therefore, greater change of LVD level can cause greater voltage fluctuation at OVD reference voltage leading to OVD reset.

#### **Parameter affected**

N/A

#### **Trigger condition(s)**

Change of LVD trip selection bits (PWR\_LVD\_CTL/2.HVLVD1/2\_TRIPSEL\_HT) by a step width of more than 1 at  $V_{DDD} > 4.5 \text{ V}$ .

#### **Scope of impact**

Greater change of LVD level can result in an OVD reset.

#### **Workaround**

Any of the following

- Do not change LVD trip selection bits (PWR LVD CTL/2.HVLVD1/2 TRIPSEL HT) from default setting 0.
- 2. Increment LVD trip selection bits (PWR\_LVD\_CTL/2.HVLVD1/2\_TRIPSEL\_HT) by a step width of 1 per 10 µs. Change LVD1 or LVD2 independently, not at the same time.

#### Fix status

No silicon fix planned. Use workaround.

The architecture technical reference manuals were updated:

- 002-19314 Rev. \*J for body controller entry family
- 002-24401 Rev. \*H for body controller high family
- 002-33175 Rev. \*D for cluster entry family
- 002-25800 Rev. \*F for cluster 2D family

#### **Impact on Infineon software**

Impact: Limitation
Related modules: MCU

Comment: Workaround (2) was implemented in MCAL MCU driver version 1.24. Users of older versions can apply one of the suggested workarounds in following ways: Leave McuHvLvdThreshold at its default value of MCU\_HVLVD\_THRESHOLD\_2\_8V\_TO\_2\_825V, or apply MCU configurations with changes of McuHvLvdThreshold in steps of 0.1V only.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.26 [219]TDM SCLK/MCLK/DATA minimum output transition times clarified

#### **Description**

TDM specification of transition times was meant to specify the input transition time only, but the description did not state this. The specified minimum transition time is not valid for signal output. The specification items have been split into input and output direction now.

#### **Parameters affected**

Following parameters have been updated:

Table 6 TDM transition timing

Spec ID	Description	Min	Тур	Max	Units	Details/ Conditions
SID1007B	SCK input transition timing	1	-	0.15 x t <sub>SCLK</sub>	ns	Guaranteed by Design
SID1008	MCLK input/ output transition timing	-	-	0.15 x t <sub>SCLK</sub>	ns	Guaranteed by Design
SID1009B	DATA input transition timing	1	-	0.15 x t <sub>SCLK</sub>	ns	Guaranteed by Design
SID1007C	SCLK output transition timing	0.1	-	0.15 x t <sub>SCLK</sub>	ns	TTL level
SID1009C	DATA output transition timing	0.1	-	0.15 x t <sub>SCLK</sub>	ns	TTL level

#### Trigger condition(s)

Use of TDM

#### **Scope of impact**

TDM specification of transition times has been split into input and output direction now.

#### Workaround

Use the TDM with these transition times.

#### Fix status

No silicon fix planned.

#### Impact on Infineon software

Impact: No

Related modules: None

Comment: Software in scope does not support TDM.

Marking/Step: Rev. C

#### 2 Functional deviations



# 2.27 [226] SCB transition times in SPI mode clarified

#### Description

SCB specification of transition time in SPI mode was meant to specify the input transition time only, but the description did not state this. The specified maximum transition time is not valid for signal output. The specification items have been split into input and output direction now.

#### **Parameters affected**

Following parameters have been updated:

Table 7 TDM transition timing

Spec ID	Description	Min	Тур	Max	Units	Details/ Conditions
SID129_2	SCB input transition in SPI mod	-	-	4	ns	
SID129_3	SCB output transition in SPI mode	-	-	10	ns	Valid for HSIO_STDLN
SID129_4	SCB output transition in SPI mode	-	-	20	ns	Valid for GPIO_STD, GPIO_ENH, GPIO_SMC

#### Trigger condition(s)

Use of SPI mode in SCB

#### **Scope of impact**

SCB specification of transition times in SPI mode has been split into input and output direction now..

#### Workaround

Use the SPI mode in SCB with these transition times.

#### Fix status

No silicon fix planned.

#### Impact on Infineon software

Impact: No

Related modules: SPI

Comment: Transition time is a property of output signals which is not related to software

# 2.28 [229]System calls: improper usage of memory region end address in control logic

#### Description

Sometimes erroneous system calls execution status will be returned when passing parameters to system calls via SRAM region at the end of available SRAM.

Marking/Step: Rev. C

#### 2 Functional deviations



#### **Parameters affected**

N/A

#### **Trigger condition(s)**

When SRAM\_SCRATCH\_DATA\_ADDR for the following system calls end in the last available SRAM word:

- **ProgramRow**
- ProgramRow2 (only for CYT6BJ)
- ProgramWorkFlash
- ProgramWorkFlash2 (only for CYT6BJ)

#### **Scope of impact**

0xF0000013 (invalid arguments location) will be returned when passing parameters to system calls via SRAM region at the end of available SRAM.

#### Workaround

Do not use the last word of available SRAM for passing SRAM\_SCRATCH\_DATA\_ADDR for the following system calls:

- ProgramRow
- ProgramRow2 (only for CYT6BJ)
- ProgramWorkFlash
- ProgramWorkFlash2 (only for CYT6BJ)

#### Fix status

No silicon fix planned. Use workaround.

#### **Impact on Infineon software**

Impact: Limitation Related modules: FLS

Comment: Users of MCAL FLS must make sure that Fls WriteData is not located immediately below the highest SRAM address. You can use memory mapping via FLS START SEC VAR NO INIT UNSPECIFIED and/or linker configuration to modify the location of the affected object.

Marking/Step: Rev. C

**Revision history of CYT4DN errata sheet** 



# **Revision history of CYT4DN errata sheet**

Document version	Date of release	Description of changes
1.0	2021-09-28	Initial release
1.1	2021-10-12	Updated "Workaround" of errata ID 170. Updated the description of errata ID 171. Added errata ID 174.
1.2	2022-02-03	Updated "Fix Status" of errata ID 156, 158, 164, 167, 169, 170, 171, 174. Added errata ID 175, 176, 179, 180.
1.3	2022-03-01	Added errata ID 155, 182, 183. Updated "Parameters affected" of 171.
1.4	2022-06-15	Updated errata ID 155 and 171 to remove xSPI400. Updated "Description" and "Fix status" of errata ID 169. Updated "Description" and "Scope of impact" of errata ID 179. Updated "Description", "Parameters affected", "Scope of impact", "Workaround", and "Fix Status" of errata ID 182. Added errata ID 185, 186, 188 to 191, 193, 194, 196.
1.5	2022-07-15	Added errata ID 197.
1.6	2022-08-25	Updated "Description" of errata ID 185. Added errata ID 198, 199.
1.7	2022-12-07	Added errata ID 201, 202, 203, 204, 205
1.8	2023-02-08	Updated "Description" of errata ID 203. Added errata ID 206.
1.9	2023-05-12	Updated errata ID 206 to add (or bank#1 if dual bank mode with mapping B is used). Added errata ID 208.
2.0	2023-06-15	Updated "Impact on Infineon Software" of errata ID 208. Added errata ID 209.
2.1	2023-10-17	Updated errata ID 206 to add the affected SROM APIs. Added errata ID 210, 211, 212.
2.2	2024-08-23	Added errata ID 218, 219, 226.
2.3	2025-02-21	Added errata ID 229.
		Updated the "Impact on Infineon software" of errata ID 218.
		Removed errata ID 155, 156, 158, 164, 169, 170, 171, 174, 179, 180, 182, 183, 186, 188, 189, 190, 191, 193, 194, 196, 197 because the datasheet was updated for errata ID 155, 164, 169, 170, 171, 174, 179, 182, 183, 186, 188, 189, 190, 191, 193, 194, 196, 197, and register TRM was updated for errata ID 156, and errata ID 158 and 180 were fixed before official release.
2.4	2025-03-28	Migrated to Infineon errata template.
		Consolidated the description for all affected devices (errata ID 137, 198, 203, 206, 209, 210, 211, 212).

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-03-28 Published by Infineon Technologies AG 81726 Munich, Germany

© 2025 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFX-unp1724911422492

#### Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.