

AN3988 Application note

Clock configuration tool for STM32F40xx/41xx/427x/437x microcontrollers

Introduction

This application note presents the clock system configuration tool (STSW-STM32091) for the STM32F4xx microcontroller family.

The purpose of this tool is to help the user configure the microcontroller clocks, taking into consideration product parameters such as power supply and Flash access mode.

The configuration tool is implemented in the "STM32F4xx_Clock_Configuration_VX.Y.Z.xls" file which is supplied with this application note and can be downloaded from www.st.com.

This tool supports the following functionalities for the STM32F4xx:

- Configuration of the system clock, HCLK source and output frequency
- Configuration of the Flash latency (number of wait states depending on the HCLK frequency).
- Setting of the PCLK1, PCLK2, TIMCLK (timer clocks), USBCLK, and I2SCLK frequencies.
- Generation of a ready-to-use system_stm32f4xx.c file with all the above settings (STM32F4xx CMSIS Cortex-M4 Device Peripheral Access Layer System Source File).

The STM32F4xx_Clock_Configuration_VX.Y.Z.xls is referred to as "clock tool" throughout this document.

Before using the clock tool, it is essential to read the STM32F4xx microcontroller reference manual (RM0090). This application note is not a substitute for the reference manual.

Note: For VX.Y.Z, please refer to the tool version, example V1.0.0

August 2013 DocID022298 Rev 2 1/20

Contents AN3988

Contents

| 1 | Glossary | | | | |
|---|----------|---|-----|--|--|
| 2 | Gett | Getting started | | | |
| | 2.1 | Software requirements | | | |
| | 2.2 | Hardware requirements | | | |
| | | 2.2.1 Introduction | . 7 | | |
| | | 2.2.2 Clock scheme for STM32F4xx microcontrollers | . 7 | | |
| | | 2.2.3 I2S clock generator | . 9 | | |
| 3 | Tuto | rials 1 | 11 | | |
| | 3.1 | Wizard mode | 11 | | |
| | | 3.1.1 Step-by-step procedure | 11 | | |
| | 3.2 | Expert mode | 15 | | |
| 4 | Kno | wn limitations1 | 17 | | |
| 5 | Con | clusion | 8 | | |
| 6 | Revi | vision history | | | |



AN3988 List of tables

List of tables

| | Definition of terms | |
|----------|---|---|
| Table 2. | Number of wait states according to CPU clock (HCLK) frequency | S |
| Table 3. | Document revision history | S |



List of figures AN3988

List of figures

| Figure 1. | Clock scheme | . 8 |
|------------|------------------------------------|-----|
| Figure 2. | I2S clock generator architecture | . 9 |
| Figure 3. | Wizard mode user interface | 11 |
| Figure 4. | HSE value out of range | 12 |
| Figure 5. | VDD out of range | 12 |
| Figure 6. | HCLK error message | 13 |
| Figure 7. | Select the clock source | 13 |
| Figure 8. | No possible configuration error | 14 |
| Figure 9. | File generation error | 14 |
| Figure 10. | Expert mode user interface | 15 |
| Figure 11. | System clock frequency is exceeded | 16 |
| Figure 12. | The I2S frequency is out of range | 16 |



AN3988 Glossary

1 Glossary

Table 1. Definition of terms

| Term | Description | |
|------------------|---------------------------------------|--|
| HCLK | AHB clock | |
| PCLK1 | APB1 clock | |
| PCLK2 | APB2 clock | |
| TIMCLK | Timer clock | |
| USB OTG FS | USB on-the-go at full-speed | |
| F _{CPU} | Cortex-M4 clock | |
| Ext.Clock | External clock | |
| V_{DD} | Power supply | |
| HSI | High-speed internal clock | |
| HSE | High-speed external clock | |
| MCLK | Master clock | |
| I2S | Integrated interchip sound | |
| Fs | Sampling frequency | |
| I2SCLK | I2S clock | |
| RNG | Random number generator | |
| SDIO | Secure digital input/output interface | |

Getting started AN3988

2 Getting started

This section describes the requirements and procedures needed to start using the clock tool.

2.1 Software requirements

To use the clock tool with Windows operating system, a recent version of Windows[®], such as Windows XP, Vista or Windows 7 must be installed on the PC with at least 256 Mbytes of RAM.

Before starting to use the clock tool, make sure that Microsoft® Office is installed on your machine and then follow these steps:

- Download the latest version of the clock tool for the STM32F4xx product from www.st.com.
- Enable macros and ActiveX controls:

Excel® 1997-2003 version

- Click **Tools** in the menu bar
- 2. Click Macro
- 3. Click Security
- 4. Click Low (not recommended)

Note:

If ActiveX controls are not enabled, a warning message is displayed asking you to enable ActiveX. In this case, you should click "OK" to enable it.

Excel 2007 version

- 1. Click the Microsoft Office button and then click Excel options.
- 2. Click Trust Center, click Trust center settings, and then click Macro settings.
- 3. Click Enable all macros (not recommended, potentially dangerous code can run).
- 4. Click Trust Center, click Trust center settings, and then click ActiveX settings.
- 5. Click Enable all controls without restrictions and without prompting (not recommended; potentiality dangerous controls can run).
- 6. Click OK.

Note:

For more information about how to enable macros and ActiveX controls please refer to the Microsoft Office website.

577

AN3988 Getting started

2.2 Hardware requirements

2.2.1 Introduction

The clock tool is designed to configure the system clocks and generate the system_stm32f4xx.c file for STM32F4xx microcontrollers.

The system_stm32f4xx.c file is provided as a template system clock configuration file which can be easily modified to select the corresponding system clock frequency and to configure the Flash latency.

2.2.2 Clock scheme for STM32F4xx microcontrollers

This section describes the system clock scheme that is dependent on the voltage requirements (V_{DD}) versus the system clock frequency and Flash latency versus the system clock frequency.

Three different clock sources can be used to drive the system clock (SYSCLK):

- 1. **HSI** (16 MHz) oscillator clock
- 2. HSE (4 MHz to 26 MHz) oscillator clock
- 3. **Main phase-locked loop (PLL)** clock with a PLL voltage-controlled oscillator (PLLVCO) input frequency which must be between1 and 2 MHz (2 MHz is recommended to limit the PLL jitter) and with division factors M, N, P, and Q.

All peripheral clocks are derived from the SYSCLK except for:

- 1. The USB OTG FS clock (48 MHz), the RNG clock (48 MHz), and the SDIO clock (48 MHz) which come from a specific output of PLL (PLL48CLK).
- 2. The I2S clock. To achieve high-quality audio performance, the I2S clock can be derived either from a specific PLL (PLLI2S) or from an external clock mapped on the I2S_CKIN pin.

Getting started AN3988

Watchdog enable IWDGCLK ▶ to independent watchdog LSI RC 32 kHz RTCSEL[1:0] RTCCLK OSC32_IN → to RTC LSE OSC 32.768 kHz OSC32_OUT SYSCLK MCO2 / 1 to 5 HSE_RTC MCO1 / 1 to 5 Peripheral clock enable /2 to 31 Ethernet PTP clock HCLK to AHB bus, core, memory and DMA 16 MHz HSI RC HSI /8 to Cortex System sw FCLK Cortex free-running clock _ныЙ SYSCLK AHB PRESC 120 MHz max / 1,2,..512 HSE PLLCLK APBx PRESC 1,2,4,8,16 Peripheral if (APBx pr OSC_OUT HSE 4-26 MHz HSE OSC OSC_IN / M ◀ / P vco

Figure 1. Clock scheme



ai16088c

48 MHz clocks

I2S clocks

USBHS ULPI clock

■ MACTXCLK

→ MACRXCLK

► MACRMIICLK

Peripheral _ clock enable

to Ethernet MAC

PLL48CK

Ext. clock (I2S_CKIN)

PLLI2SCLK

MII_RMII_SEL in SYSCFG_PMC

Peripheral clock enable

Peripheral clock enable

/ Q

/ Q

ETH_MII_TX_CLK MII

/2,20

ETH_MII_RX_CLK MII

OTG_HS_SCL

PLLI2S

PHY Etherne

25 to 50 MHz

USB2.0 PHY 24 to 60 MHz AN3988 Getting started

Note:

The number of Flash memory wait states (latency) is defined according to the frequency of the CPU (Cortex-M4) and indirectly by the supply voltage of the device (V_{DD}) (see *Table 2: Number of wait states according to CPU clock (HCLK) frequency*).

Table 2. Number of wait states according to CPU clock (HCLK) frequency

| | HCLK (MHz) | | | |
|-------------------------------|---|--|---|--|
| Wait states (WS) (LATENCY) | Voltage range 2.7 V - 3.6 V | Voltage range 2.4 V - 2.7 V | Voltage range 2.1 V - 2.4 V | Voltage range 1.8 V - 2.1 V Prefetch OFF |
| 0 WS (1 CPU cycle) | 0 <hclk 30<="" td="" ≤=""><td>0 <hclk 24<="" td="" ≤=""><td>0 <hclk 22<="" td="" ≤=""><td>0 < HCLK ≤ 20</td></hclk></td></hclk></td></hclk> | 0 <hclk 24<="" td="" ≤=""><td>0 <hclk 22<="" td="" ≤=""><td>0 < HCLK ≤ 20</td></hclk></td></hclk> | 0 <hclk 22<="" td="" ≤=""><td>0 < HCLK ≤ 20</td></hclk> | 0 < HCLK ≤ 20 |
| 1 WS (2 CPU cycles) | 30 <hclk 60<="" td="" ≤=""><td>24 < HCLK≤ 48</td><td>22 <hclk 44<="" td="" ≤=""><td>20 <hclk 40<="" td="" ≤=""></hclk></td></hclk></td></hclk> | 24 < HCLK≤ 48 | 22 <hclk 44<="" td="" ≤=""><td>20 <hclk 40<="" td="" ≤=""></hclk></td></hclk> | 20 <hclk 40<="" td="" ≤=""></hclk> |
| 2 WS (3 CPU cycles) | 60 <hclk 90<="" td="" ≤=""><td>48 < HCLK≤ 72</td><td>44 < HCLK≤ 66</td><td>40 < HCLK≤ 60</td></hclk> | 48 < HCLK≤ 72 | 44 < HCLK≤ 66 | 40 < HCLK≤ 60 |
| 3 WS (4 CPU cycles) | 90 <hclk 120<="" td="" ≤=""><td>72 < HCLK≤ 96</td><td>66 <hclk 88<="" td="" ≤=""><td>60 < HCLK≤ 80</td></hclk></td></hclk> | 72 < HCLK≤ 96 | 66 <hclk 88<="" td="" ≤=""><td>60 < HCLK≤ 80</td></hclk> | 60 < HCLK≤ 80 |
| 4 WS (5 CPU cycles) | 120 <hclk 150<="" td="" ≤=""><td>96 < HCLK≤ 120</td><td>88 < HCLK≤ 110</td><td>80 < HCLK≤ 100</td></hclk> | 96 < HCLK≤ 120 | 88 < HCLK≤ 110 | 80 < HCLK≤ 100 |
| 5 WS (6 CPU cycles) | 150 <hclk 168<="" td="" ≤=""><td>120 <hclk 144<="" td="" ≤=""><td>110 < HCLK≤ 132</td><td>100 < HCLK≤ 120</td></hclk></td></hclk> | 120 <hclk 144<="" td="" ≤=""><td>110 < HCLK≤ 132</td><td>100 < HCLK≤ 120</td></hclk> | 110 < HCLK≤ 132 | 100 < HCLK≤ 120 |
| 6 WS (7 CPU cycles) | | 144 <hclk 168<="" td="" ≤=""><td>132 < HCLK≤ 154</td><td>120 < HCLK≤ 140</td></hclk> | 132 < HCLK≤ 154 | 120 < HCLK≤ 140 |
| 7 WS (8 CPU cycles) | | | 154 <hclk 168<="" td="" ≤=""><td>140 < HCLK≤ 160</td></hclk> | 140 < HCLK≤ 160 |

2.2.3 I2S clock generator

This section describes the I2S clock generator that is dependent on the master clock MCLK (enable or disable), the frame wide, and the I2S peripheral clock (I2SCLK).

Figure 2. I2S clock generator architecture

The audio sampling frequency may be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz. To reach the desired frequency, the linear divider (DIV) needs to be programmed according to the formulas below:

When the master clock is generated (MCKOE in the SPI_I2SPR register is set):

- Fs = I2SxCLK/[(16*2)*((2*I2SDIV)+ODD)*8)] when the channel frame is 16-bit wide
- Fs = I2SxCLK/[(32*2)*((2*I2SDIV)+ODD)*4)] when the channel frame is 32-bit wide

Getting started AN3988

Where ODD is an odd factor for the prescaler.

When the master clock is disabled (MCKOE bit cleared):

• FS = I2SxCLK/[(16*2)*((2*I2SDIV)+ODD))] when the channel frame is 16-bit wide

• FS = I2SxCLK/[(32*2)*((2*I2SDIV)+ODD))] when the channel frame is 32-bit wide

This tool performs the best configuration of the PLLI2S_N and PLLI2S_R with the minimum error on the sampling frequency and according to I2S parameters (frame wide, MCKO, and sampling frequency).

Note:

Only the PLLI2S_N and PLLI2S_R are configured in the "system_stm32f4xx.c" file.

This tool does not configure the I2S register.

The sampling frequency error is computed as an indicator according to the I2S parameters which are not configured in the output file "system_stm32f4xx.c".

AN3988 Tutorials

3 Tutorials

This section describes step by step how to use the clock tool to configure all system clocks and generate the system_stm32f4xx.c file.

Two modes are available: **Wizard** and **Expert**. The selection is made in the **Configuration mode** list box.

3.1 Wizard mode

This mode (default mode) guides you through a series of steps to obtain the desired clock system configuration quickly and easily.




Figure 3. Wizard mode user interface

Note: The 'View' button permits viewing of the xls file in full screen to be activated or deactivated.

The 'Reset' button permits the system clock to the default configuration to be set.

3.1.1 Step-by-step procedure


1. If the HSE is used in your application, set its frequency between a minimum of 4 MHz and a maximum of 26 MHz if a crystal oscillator is used for STM32F4xx

Note: The definition, HSE_VALUE, in the stm32f4xx.h file must be modified each time the user changes the HSE oscillator value.

If the frequency entered is out of range, an error message is displayed, as shown in *Figure 4*. A valid frequency must be entered.


Tutorials AN3988

Figure 4. HSE value out of range



Enter the V_{DD} power supply voltage range which is between 1.8 V and 3.6 V (refer to Figure 3: Wizard mode user interface). If the V_{DD} voltage is out of range, an error message is displayed as shown in Figure 5.

Figure 5. V_{DD} out of range




- 3. Configure the main regulator output voltage:
 - Select Scale1 mode from the list box to obtain a maximum system clock frequency (f_{HCLK}) of 168 MHz.
 - Select Scale2 mode, to obtain a maximum system clock frequency (f_{HCLK})
 144 MHz.
- Configure the Prefetch buffer, Instruction Cash and the Data cash (select ON or OFF from the list box).
- 5. Specify if the PLLI2S is needed. If it is needed, enable it and follow step 9, 10, 11 and 12. Otherwise, go to step 5.
- Specify if a 48 MHz clock is needed for USB OTG FS, RNG or SDIO operations. If it is needed, this adds a constraint to the parameter setting in PLL configuration. If it is not needed, no USB constraint has been added.
- Set the desired HCLK frequency. The maximum HCLK frequency depends both on the main regulator voltage output Scale1/Scale2 mode (see step 4.) and on the V_{DD} voltage (see *Table 2*). If the value entered is higher than the maximum HCLK frequency, an error message is displayed as shown in *Figure 6*.

47/

AN3988 Tutorials


Figure 6. HCLK error message



- 8. Select the PCLK1 and PCLK2 prescaler settings from the list box to obtain the desired PCLK1 and PCLK2 frequencies. The TIMCLK frequencies are configured automatically depending on the PCLK1 and PCLK2 prescaler settings.
- 9. See step 8.
- 10. Select the I2S clock source from the I2S source. Ignore steps 10, 11, and 12 if the external clock is selected as the clock source for the I2S peripheral.
- 11. If the PLLI2S is selected as the I2S clock source, select the frame wide (16 or 32 bits).
- 12. Specify if the master clock is enabled or disabled (Select ON/OFF from the list box).
- 13. Select the Fs from the list box. The Fs value can be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz, and 8 kHz.
- 14. Click the RUN button.


If more than one clock source is possible, a message box displays the clock sources that can be selected. (see *Figure 7*). Choose HSE, HSI or PLL (which are sourced by the HSI or HSE).

Figure 7. Select the clock source



 When the USB and/or the I2S are enabled (checkbox selected in the clock tool) and the selected HCLK frequency is not possible, a message box displays the nearest HCLK clock frequency to use. Tutorials AN3988

Figure 8. No possible configuration error



Configure the Flash Latency: after running the application, the number of wait states is configured automatically with the best value (lowest possible value) which can be modified by another number higher then the selected one.

Clicking the RUN button displays a progress bar.

15. Finally, click the **Generate** button to automatically generate the *system_stm32f4xx.c* file

The system_stm32f4xx.c is generated in the same location as the clock tool. Display the file to verify the value of the system clock, SystemCoreClock, and the values of HCLK, PCLK1, PCLK2, Flash access mode, and other parameters which are defined in the SetSysClock function.

The system_stm32f4xx.c file must be added to the working project to be built.

If the file is not generated, an error message is displayed as shown Figure 9.

Figure 9. File generation error



5//

AN3988 Tutorials

3.2 Expert mode

This mode provides more flexibility regarding the configuration setup but, it is up to the user to ensure that configuration is correct.

STM32F40xx/41xx/427x/437x System Clock Configuration V1.1.0 USB OTG FS, SDIO and RNG Clock Source Cortex Timer(Systick) HCLK/8 • HSI PCLK1 • HSI PLL Enter HSE HSE ency in MH HSE ,4,5,6,7,12,13,14 (4MHz to 26MHz) System Clock Mux PCLK2 25 16 Modify the "HSE VALUE" in stm32f4xx.h TI<u>M1,8,9,10,1</u>1 Expert PLLI2S **→** 16 V_{DD} Voltage (V): 3.3 12SCLK(MHz) Frame wide Main regulator output voltage: Flash wait state 0 PLL 12S Prefetch Buffer: OFF 12S Source Instruction cache ON Data cache: ON Enable I2S Clock:

Figure 10. Expert mode user interface

The 'View' button permits viewing of the xls file in full screen to be activated or deactivated.

The 'Reset' button permits the system clock to the default configuration to be set.


- Configure the SYSCLK frequency as follows:
 - a) If the HSE is used in your application, set its frequency between:
 - a minimum of 4 MHz
 and
 - a maximum of 26 MHz if a crystal oscillator is used for STM32F4xx.
 Note: The definition, HSE_VALUE, in the stm32f4xx.h file must be modified each time the user changes the HSE oscillator value.

If the frequency entered is out of range, an error message is displayed, as shown in *Figure 4*. A valid frequency must be entered.

- b) Enter the V_{DD} power supply voltage range which is between 1.8 V and 3.6 V (refer to *Figure 10: Expert mode user interface*).
- c) Configure the main regulator output voltage:
- Select Scale1 mode from the list box to obtain a maximum system clock frequency (f_{HCLK}) of 168 MHz.
- Select Scale2 mode, to obtain a maximum system clock frequency (f_{HCLK})
 144 MHz.
- d) Configure the SYSCLK source (PLL, HSE or HSI). If the clock source selection is invalid (the HCLK frequency is too high) an error message is displayed as shown in *Figure 11*.


Tutorials AN3988

Figure 11. System clock frequency is exceeded



- e) If PLL is selected as the SYSCLK source, it is necessary to select the source clock for the PLL (HSE or HSI).
- f) If the PLL is selected as the SYSCLK source, configure the main PLL(M) division factor to achieve a PLLVCO frequency between 0.95 MHz and 2.1 MHz (for more details, please refer to "PLL characteristics" in STM32F4xx datasheet). If the selected division factor is invalid, an error message is displayed. If the I2S frequency is higher than 192 MHz an error message is displayed as shown in Figure 12.

Figure 12. The I2S frequency is out of range



- g) Set the HCLK prescaler using the **AHBPrescaler** list box to obtain the desired HCLK frequency.
- Select the PCLK1 prescaler settings from the list box to obtain the desired PCLK1 frequency. The TIMCLK frequencies are configured automatically depending on the PCLK1 prescaler settings.
- Select the PCLK2 prescaler settings from the list box to obtain the desired PCLK2 frequency. The TIMCLK frequencies are configured automatically depending on the PCLK2 prescaler settings.
- j) Configure the Flash Latency: after setting the HCLK prescaler, the number of Flash wait states is configured automatically with the best value (*lowest* possible value) which can be modified by another number higher then the selected one.
- k) Generate the clock configuration files by clicking on the **Generate** button.

577

AN3988 Known limitations

- 2. Configure the I2S clock frequency as follows:
 - a) If the PLLI2S is needed, enable it and fellow the steps below.
 - b) If the external clock source is selected as the I2S clock source, the following steps can be ignored.
 - c) If the PLLI2S is selected as the clock source for the I2S peripheral, configure the PLLI2S(N) multiplication factor.
 - d) If the PLLI2S is selected as the clock source for the I2S peripheral, configure the PLLI2S(R) division factor.
 - e) If the PLLI2S is selected as the I2S clock source, select the frame wide (16 or 32 bits) and specify if the master clock is enabled or disabled.
 - f) Select the Fs from the list box. The Fs value can be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz and 8 kHz.
- 3. Configure the USB OTG FS, RNG or SDIO clock
 - Configure the PLL(Q) division factor for USB OTG FS, SDIO and the RNG.
- 4. Optional configuration
 - Configure the **Prefetch buffer**, **Instruction Cash** and the **Data cash**.
- 5. Generate the system_stm32f4xx.c file
 - Click the **Generate** button to automatically generate the system_stm32f4xx.c file.

The system_stm32f4xx.c file is generated in the same location as the clock tool. It can be displayed to verify the value of the SYSCLK "SystemCoreClock" and the values of HCLK, PCLK1, PCLK2, Flash access mode, and other parameters which are defined in the "SetSysClock" function.

The system stm32f4xx.c file must be added to the working project to be built.

4 Known limitations

This sections describes the known limitations of the clock configuration tool.

This tool does not support configurations that use the HSE external clock source (HSE bypass).

Conclusion AN3988

5 Conclusion

This application note provides a description of how to use the clock tool with respect to STM32F4xx microcontroller devices. Using either one of the two configuration modes, this tool generates a source code file <code>system_stm32f4xx.c</code> to configure the clock system of the STM32F4xx.

Two modes are available:

- Wizard mode is the first mode and provides a quick and easy way to configure the system clocks.
- Expert mode is the second mode. It offers more flexibility in setting up the system clock configuration while still respecting all the product constraints.



AN3988 Revision history

6 Revision history

Table 3. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 10-Oct-2011 | 1 | Initial release |
| 05-Aug-2013 | 2 | Updated: - Document's title:replaced "STM32F40x/41x" by "STM32F40xx/41xx/427x/437x". - Section: Introduction. - Table 2: Number of wait states according to CPU clock (HCLK) frequency - Section 3.1: Wizard mode. - Section 3.2: Expert mode. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time without notice

All ST products are sold pursuant to ST's terms and conditions of sale.

20/20

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING. ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID022298 Rev 2

