

About this document

Scope and purpose

AN220208 describes how to set clock sources and PLL/FLL in TRAVEO™ T2G family CYT2B series MCUs. AN220208 also provides examples for setting PLL/FLL, how to calibrate ILO, and supplementary information.

Associated part family

TRAVEO™ T2G family CYT2B series

Intended audience

This document is intended for users who use the clock configuration setup in TRAVEO™ T2G body entry family.

Table of contents

Abou	ut this document	1
Table	le of contents	1
1	Introduction	3
2	Clock system for TRAVEO™ T2G family MCUs	4
2.1	Overview of the clock system	
2.2	Clock resources	4
2.3	Functions of clock system	
2.4	Basic clock system settings	8
3	Configuring clock resources	g
3.1	Setting ECO	
3.1.1	•	
3.1.2	2 Configuration	10
3.1.3	3 Sample code	11
3.2	Setting WCO	16
3.2.1	1 Operation overview	16
3.2.2	2 Configuration	17
3.2.3	Sample code	18
3.3	Setting IMO	19
3.4	Setting ILO0/ILO1	19
4	Configuring FLL and PLL	20
4.1	Setting FLL	
4.1.1	1 Operation overview	20
4.1.2	2 Use case	21
4.1.3	3 Configuration	21
4.1.4	4 Sample code	22
4.2	Setting PLL	26



Table of contents

4.2.1	Operation overview	26
4.2.2	Use case	
4.2.3	Configuration	26
4.2.4	Sample code	
5	Configuring internal clock	
5.1	Setting CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3	
5.2	Setting CLK_HF	
5.3	Setting CLK_LF	
5.4	Setting CLK_FAST	
5.5	Setting CLK_PERI	
5.6	Setting CLK_SLOW	
5.7	Setting CLK_GR	
5.8	Setting PCLK	34
5.8.1	Example of PCLK setting	35
5.8.1.	1 Use case	35
5.8.1.2	2 Configuration	36
5.8.2	Sample code (Example of the TCPWM timer)	37
5.9	Setting ECO_Prescaler	39
5.9.1	Operation overview	39
5.9.2	Use case	39
5.9.3	Configuration	40
5.9.4	Sample code	40
6	Supplementary information	43
6.1	Input clocks in peripheral functions	43
6.2	Use case of clock calibration counter function	44
6.2.1	How to use the clock calibration counter	44
6.2.1.	1 Operation overview	44
6.2.1.2	2 Use case	45
6.2.1.3	3 Configuration	45
6.2.1.	4 Sample code for initial configuration of clock calibration counter with ILO0 and ECO setti	_
6.2.2	ILO0 calibration using clock calibration counter function	
6.2.2.		48
6.2.2.2	2 Configuration	49
6.2.2.3	Sample code for initial configuration of ILO0 calibration using clock calibration counter	
	settings	50
7	Glossary	52
8	Related documents	53
9	Other references	
	ion history	



Introduction

Introduction 1

TRAVEO™ T2G family MCUs, targeted at automotive systems such as body control units, are 32-bit automotive microcontrollers based on the Arm® Cortex®-M4 processor with FPU and manufactured on an advanced 40-nm process. These products enable a secure computing platform, and incorporate Infineon low-power flash memory along with multiple high-performance analog and digital functions.

TRAVEO™ T2G clock system supports both the internal and external clock sources, and supports high-speed clock using PLL and FLL. TRAVEO™ T2G clock system also supports low-speed clock with internal and external clock. The clock source can also use external oscillator, and TRAVEO™ T2G supports clock input mainly used for RTC.

TRAVEO™ T2G also supports the function to monitor clock operation and to measure the clock difference of each clock.

To understand the functionality described and terminology used in this application note, see the Clocking System chapter in the architecture technical reference manual (TRM).

In this document, TRAVEO™ T2G family MCU refers to the body entry or the CYT2B series.



Clock system for TRAVEO™ T2G family MCUs

2 Clock system for TRAVEO™ T2G family MCUs

2.1 Overview of the clock system

The clock system in this CYT2B series MCU can be divided into two blocks. One block selects the clock resources such as external oscillator and internal oscillator, and multiplies the clock using FLL and PLL. The other block distributes and divides clocks to the CPU core, and peripheral functions. However, there are some exceptions such as RTC, that connect directly from a clock resource to a peripheral circuit.

Figure 1 shows the overview of the clock system structure.




Figure 1 Overview of the clock system structure

2.2 Clock resources

Two kinds of clock resources, internal clock and external clock sources are input to the clock system of this MCU series. There are three types of internal clock and external clock sources:

- Internal clock sources:
 - IMO: Internal main oscillator. The IMO is a built-in clock, and its frequency is 8 MHz (TYP). IMO is enabled by default.
 - ILO0: Internal low-speed oscillator 0. ILO0 is a built-in clock, and its frequency is 32.768 kHz (TYP). ILO0 is enabled by default.
 - ILO1: Internal low-speed oscillator 1. ILO1 has the same function as ILO0, but ILO1 is available to monitor the clock of ILO0. ILO1 is disabled by default.
- External clock sources:
 - ECO: External crystal oscillator. This clock uses an external crystal. Input frequency range is between
 3.988 MHz and 33.34 MHz. ECO is disabled by default.
 - WCO: Watch crystal oscillator. The WCO is mainly used in RTC. Use a clock frequency of 32.768 kHz. WCO is disabled by default.
 - EXT_CLK: External clock. The EXT_CLK is a 0.25 MHz to 80 MHz range clock that can be sourced from a signal on a dedicated I/O pin. This clock can be used as the source clock for either PLL or FLL, or can be used directly as the high-frequency clock. EXT_CLK is disabled by default.

For more details on functions such as IMO, PLL, and so on, and numerical values such as frequency, see the TRAVEO™ T2G architecture TRM and the datasheet.

2.3 Functions of clock system

This section explains the functions of the clock system.

Figure 2 shows the details of the clock selection and multiplier block shown in **Figure 1**. This block generates CLK_HF0, CLK_HF1, and CLK_HF2 from the clock resources. CLK_HF0, CLK_HF1, and CLK_HF2 are the base



Clock system for TRAVEO™ T2G family MCUs

clocks for operating this CYT2B series MCU. This block also selects the clock resources, and FLL and PLL to generate high-speed clock.




Figure 2 **Block diagram**

Active domain Active domain is the region for operating only during active power mode.

DeepSleep domain DeepSleep domain is the region for operating only during Active mode and DeepSleep

mode.

Hibernate domain Hibernate domain is the region for operating in all power modes.

ECO prescaler ECO_Prescaler divides the ECO and creates a clock that can be used with the LFCLK clock.

The division function has a 10-bit integer divider and an 8-bit fractional divider.

DSI_MUX has a function to select a clock from ILO0, ILO1, and WCO. DSI_MUX

PATH_MUX has a function to select a clock from IMO, ECO, EXT_CLK and DSI_MUX outputs. PATH_MUX



Clock system for TRAVEO™ T2G family MCUs

CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3 are used as the input sources for CLK_PATH

CLK_HF0, CLK_HF1 and CLK_HF2.

CLK_HF CLK_HF0, CLK_HF1, and CLK_HF2 are high-frequency clocks.

FLL is a frequency locked loop which can generate high-speed clock. **FLL**

PLL is a phase locked loop which can generate high-speed clock. **PLL**

BYPASS_MUX_BYPASS_MUX has a function to select the clock to be the output of CLK_PATH. It can either

choose the output of FLL/PLL or bypass them.

ROOT_MUX ROOT_MUX has a function to the clock source of CLK_HFx. The clocks that can be selected are

CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3.

The predivider is available to divide the selected CLK_PATH. 1, 2, 4, and 8 divisions can be Predivider

selected.

REF_MUX REF_MUX selects the CLK_REF_HF clock source.

CLK_REF_HF CLK_REF_HF monitors CSV of CLK_HF.

LFCLK_SEL LFCLK_SEL selects the CLK_LF clock source or a ECO divided clock too.

CLK_LF CLK_LF is the MCWDT source clock.

CLK_SEL CLK_SEL selects the clock to be input to RTC.

CLK_BAK is mainly used by RTC. CLK_BAK

CSV CSV is clock supervision, which monitors the operation of the clock. The clocks that can be

monitored are CLK_HFs, CLK_REF_HF, ILOO, and CLK_LF.

Figure 3 shows the distribution of CLK_HF0 and the details of the clock distribution and division block shown in Figure 1.

CLK_HF0 is the root clock for the CPU subsystem (CPUSS) and peripheral clock dividers. For the functions shown in the figure, see the architecture TRM.



Clock system for TRAVEO™ T2G family MCUs




Figure 3 Block diagram for CLK_HF0

CLK_FAST CLK_FAST is the clock input for CM4 and CPUSS of the fast infrastructure.

CLK_PERI is the clock source for CLK_SLOW, CLK_GR, and peripheral clock divider.

CLK_SLOW CLK_SLOW is the clock input for CM0+ and CPUSS of the slow infrastructure.

CLK_GR is the clock input to peripheral functions. CLK_GR is grouped by clock gater. CLK_GR

has six groups.

Divider Divider divides each clock and can be configured from 1 to 256 divisions.

Figure 4 shows the distribution of CLK_HF1 and the details of "Clock Distribution, Division" block shown in **Figure 1**.

CLK_HF1 is an input source for the event generator that generates interrupts and triggers. These interrupts and triggers route internal CPU and peripheral signals with the GPIO. Event generator uses not only the clock of CLK_GR3, but also the clock of CLK_HF1. **Figure 4** shows the clock distribution of CLK_HF1 is shown.

For more details on the event generator, see the architecture TRM.




Figure 4 Block diagram for CLK_HF1




Clock system for TRAVEO™ T2G family MCUs

Figure 5 shows the details of the peripheral clock dividers shown in Figure 3.

An operation clock is required for peripheral functions of this CYT2B series MCU, such as the serial communication block (SCB) which is a communication function, and the timer, counter, and PWM (TCPWMs) used for waveform output and input signal measurement. These peripherals are clocked by the peripheral clock divider.

This CYT2B series MCU has many peripheral clock dividers to generate PCLK. It has thirty-two 8-bit dividers, sixteen 16-bit dividers, and eight 24.5-bit dividers (24 integer bits, five fractional bits). The output of any of these dividers can be routed to any peripheral.

Figure 5 shows the clock distribution of CLK_PERI. For the functions shown in Figure 5, see the architecture TRM.



Block diagram for peripheral clock dividers Figure 5

Clock divider8.0 Clock divided by 8.

Clock divider16.0 Clock divided by 16.

Clock divider24.5 Clock divided by 24.5.

Clock enable multiplexing Clock enable multiplexing enables the signal output from clock divider.

Clock generator Clock generator divides CLK_PERI based on clock divider.

2.4 Basic clock system settings

This section describes how to configure the clock system based on a use case using the sample driver library (SDL) provided by Infineon. The code snippets in this application note are part of SDL. See Other references.

SDL has a configuration part and a driver part. The configuration part configures the parameter values for the desired operation.

The driver part configures each register based on the parameter values in the configuration part.

You can configure the configuration part according to your system.




Configuring clock resources

Configuring clock resources 3

This section explains how to configure the clock resources.

Setting ECO 3.1

The ECO is disabled by default and needs to be enabled for usage. Also, trimming is necessary to use the ECO. This device can set the trimming parameters that control the oscillator according to the crystal unit and ceramic resonator. The method to determine the parameters differs between the crystal unit and ceramic resonator. See the **Setting ECO parameters in TRAVEO™ T2G user guide** for more information.



Enabling ECO Figure 6

3.1.1 Use case

Oscillator to use: Crystal unit Fundamental frequency: 16 MHz

Maximum drive level: 300.0 uW

Equivalent series resistance: 150.0 ohm

Shunt capacitance: 0.530 pF

Parallel load capacitance: 8.000 pF

Crystal unit vendor's recommended value of negative resistance: 1500 ohm

Automatic gain control: OFF

^{*} Use to select the trimming data that is calculated by software or the data calculated according to the ECO user guide.



Configuring clock resources

Note: These values are decided in consultation with the crystal unit vendor.

3.1.2 Configuration

Table 1 lists the parameters and **Table 2** lists the functions of the configuration part of in SDL for ECO trim settings.

Table 1 List of ECO trim settings parameters

Parameters	Description	Value
CLK_ECO_CONFIG2.WDTRIM	Watchdog trim Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	7ul
CLK_ECO_CONFIG2.ATRIM	Amplitude trim Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	Oul
CLK_ECO_CONFIG2.FTRIM	Filter trim of 3 rd harmonic oscillation Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	3ul
CLK_ECO_CONFIG2.RTRIM	Feedback resistor trim Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	3ul
CLK_ECO_CONFIG2.GTRIM	Startup time of the gain trim Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	Oul
CLK_ECO_CONFIG.AGC_EN	Automatic gain control (AGC) disabled Calculated from "Setting ECO parameters" in TRAVEO™ T2G user guide	Oul [OFF]
WAIT_FOR_STABILIZATION	Waiting for stabilization	10000ul
PLL_PATH_NO	PLL number	1ul
CLK_FREQ_ECO	Source clock frequency	16000000ul
SUM_LOAD_SHUNT_CAP_IN_PF	Sum of load shunt capacity (pF)	17ul
ESR_IN_OHM	Equivalent series resistance (ESR) (ohm)	250ul
MAX_DRIVE_LEVEL_IN_UW	Maximum drive level (uW)	100ul
MIN_NEG_RESISTANCE	Minimum negative resistance	5 * ESR_IN_OHM

Table 2 List of ECO trim settings functions

Functions	Description	Value
Cy_WDT_Disable()	Disable watchdog timer	-
Cy_SysClk_FllDisableSequence(Wait Cycle)	Disable FLL	Wait cycle = 100ul
Cy_SysClk_PllDisable(PLL Number)	Disable PLL	PLL number = PLL_PATH_NO
AllClockConfiguration()	Clock configuration	-



Configuring clock resources

Functions	Description	Value
Cy_SysClk_EcoEnable(Timeout value)	Set ECO enable and timeout value	Timeout value = WAIT_FOR_STABILIZATION
Cy_SysLib_DelayUs(Wait Time)	Delays by the specified number of microseconds	Wait time = 1u (1us)

3.1.3 Sample code

There is a sample code as shown **Code Listing 1**.


The following description will help you understand the register notation of the driver part of SDL:

- SRSS->unCLK_ECO_CONFIG.stcField.u1ECO_EN is the SRSS_CLK_ECO_CONFIG.ECO_EN mentioned in the **registers TRM**. Other registers are also described in the same manner.
- Performance improvement measures
- To improve the performance of register setting, the SDL writes a complete 32-bit data to the register. Each bit field is generated in advance in a bit-writable buffer and written to the register as the final 32-bit data.

```
= SRSS->unCLK ECO CONFIG2.u32Register;
tempTrimEcoCtlReg.u32Register
tempTrimEcoCtlReq.stcField.u3WDTRIM = wdtrim;
tempTrimEcoCtlReg.stcField.u4ATRIM
                                     = atrim;
tempTrimEcoCtlReg.stcField.u2FTRIM
                                     = ftrim;
tempTrimEcoCtlReg.stcField.u2RTRIM
                                     = rtrim;
tempTrimEcoCtlReg.stcField.u3GTRIM
                                     = atrim;
SRSS->unCLK ECO CONFIG2.u32Register = tempTrimEcoCtlReg.u32Register;
```

See cyip_srss_v2.h under hdr/rev_x/ip for more information on the union and structure representation of registers.

Code Listing 1 General configuration of ECO settings





Configuring clock resources

Code Listing 1 General configuration of ECO settings

```
for(;;);
```

Code Listing 2 AllClockConfiguration() function

```
static void AllClockConfiguration(void)
    /**** ECO setting *****/
        cy en sysclk status t ecoStatus;
                                                                          (1)-1. Trim settings for software calculation.
        ecoStatus = Cy_SysClk_EcoConfigureWithMinRneg(
                                                                          See Code Listing 4.
                              CLK_FREQ_ECO,
                              SUM_LOAD_SHUNT_CAP_IN_PF,
                              ESR_IN_OHM,
MAX DRIVE LEVEL IN UW,
                              MIN NEG RESISTANCE
        CY_ASSERT(ecoStatus == CY_SYSCLK_SUCCESS);
    SRSS->unCLK ECO CONFIG2.stcField.u3WDTRIM = 7ul;
    SRSS->unCLK_ECO_CONFIG2.stcField.u4ATRIM = Oul;
SRSS->unCLK_ECO_CONFIG2.stcField.u2FTRIM = 3ul;
                                                                             (1)-2. Trim settings for ECO user guide
    SRSS->unCLK_ECO_CONFIG2.stcField.u2RTRIM
SRSS->unCLK_ECO_CONFIG2.stcField.u3GTRIM
    SRSS->unCLK ECO CONFIG.stcField.u1AGC EN
                                                                                             ECO enable. See Code
    ecoStatus = Cy SysClk EcoEnable(WAIT FOR STABILIZATION);
    CY_ASSERT (ecoStatus == CY_SYSCLK_SUCCESS);
                                                                                             Listing 3.
   return;
```

Either (1)-1 or (1)-2 can be used.

Comment out or delete unused code snippets in (1)-1 or (1)-2.

Cy_SysClk_EcoEnable() function Code Listing 3

```
cy_en_sysclk_status_t Cy_SysClk_EcoEnable(uint32_t timeoutus)
                                                                                (2) Check if ECO_OK is already
   cy en sysclk status t rtnval;
                                                                                enabled.
      invalid state error if ECO is already enabled */
                                                                                     (3) Write "1" to the ECO_EN
   if (SRSS->unCLK_ECO_CONFIG.stcField.u1ECO_EN != Oul) /* 1 = enabled */
                                                                                    bit. And make ECO available
       return CY SYSCLK INVALID STATE;
                                                                                  (4) Check the state of ECO_OK
   /* first set ECO enable */
   SRSS->unCLK_ECO_CONFIG.stcField.u1ECO_EN = 1ul; /* 1 = enable */
                                                                                  and the state of TIMEOUT
    ^{\prime \star} now do the timeout wait for ECO STATUS, bit ECO OK ^{\star \prime}
                                                                                           (5) Subtract TIMEOUT
         (SRSS->unCLK_ECO_STATUS.stcField.u1ECO_OK == 0ul) &&(timeoutus != 0ul);
                                                                                           value
        timeoutus--)
       Cy SysLib DelayUs(1u);_
                                                                                    (6) Check whether the
                                     Wait for 1 us.
                                                                                    processing exited the loop
   rtnval = ((timeoutus == Oul) ? CY_SYSCLK_TIMEOUT : CY_SYSCLK_SUCCESS);
   return rtnval;
                                                                                    at TIMEOUT
```



Configuring clock resources

Cy_SysClk_EcoConfigureWithMinRneg() function **Code Listing 4**

```
cy_en_sysclk_status_t Cy_SysClk_EcoConfigureWithMinRneg(uint32_t freq, uint32_t cSum, uint32_t esr, uint32_t
driveLevel, uint32_t minRneg)
                                                                                                  Trim calculation by
     * Check if ECO is disabled */
                                                                                                  software
    if(SRSS->unCLK ECO CONFIG.stcField.u1ECO EN == 1ul)
         return(CY_SYSCLK_INVALID_STATE);
       calculate intermediate values */
    float32_t freqMHz = (float32_t)freq / 1000000.0f;
float32_t maxAmplitude = (1000.0f * ((float32_t)sqrt((float64_t)((float32_t)driveLevel / (2.0f *
(float32_t)esr))))) /
                                (M PI * freqMHz * (float32 t)cSum);
    float32 t gm min
                             = (157.91367042f /*4 * M PI * M PI * 4*/ * minRneg * freqMHz * freqMHz * (float32 t)cSum *
(float32_t)cSum) /
                               1000000000.0f;
    /* Get trim values according to caluculated values */
    uint32_t atrim, agcen, wdtrim, gtrim, rtrim, ftrim;
    atrim = Cy_SysClk_SelectEcoAtrim(maxAmplitude);
if(atrim == CY_SYSCLK_INVALID_TRIM_VALUE)
                                                                                  Get Atrim value. See Code Listing 5.
        return (CY SYSCLK BAD PARAM);
                                                                        Get AGC enable setting. See Code Listing 6.
    agcen = Cy_SysClk_SelectEcoAGCEN(maxAmplitude);
    if(agcen == CY_SYSCLK_INVALID_TRIM_VALUE)
        return(CY SYSCLK BAD PARAM);
                                                                                Get Wdtrim value. See Code Listing 7.
    wdtrim = Cy_SysClk_SelectEcoWDtrim(maxAmplitude);
    if (wdtrim == CY SYSCLK INVALID TRIM VALUE)
        return(CY_SYSCLK_BAD_PARAM);
                                                                                  Get Gtrim value. See Code Listing 8.
    gtrim = Cy_SysClk_SelectEcoGtrim(gm_min);
if(gtrim == CY_SYSCLK_INVALID_TRIM_VALUE)
        return(CY_SYSCLK_BAD_PARAM);
                                                                                  Get Rtrim value. See Code Listing 9.
    rtrim = Cy_SysClk_SelectEcoRtrim(freqMHz);
if(rtrim == CY_SYSCLK_INVALID_TRIM_VALUE)
        return (CY SYSCLK BAD PARAM);
                                                                                Get Ftrim value. See Code Listing 10.
    ftrim = Cy SysClk SelectEcoFtrim(atrim); -
    /\star update all fields of trim control register with one write, without changing the ITRIM field:
    un_CLK_ECO_CONFIG2_t tempTrimEcoCtlReg;
    tempTrimEcoCtlReg.u32Register
                                             = SRSS->unCLK_ECO_CONFIG2.u32Register;
    tempTrimEcoCtlReg.stcField.u3WDTRIM = wdtrim;
                                                                                                  Set trim value
    tempTrimEcoCtlReg.stcField.u4ATRIM = atrim;
    tempTrimEcoCtlReg.stcField.u2FTRIM
                                            = ftrim;
    tempTrimEcoCtlReg.stcField.u2RTRIM
                                            = rtrim;
    tempTrimEcoCtlReg.stcField.u3GTRIM
                                            = gtrim;
    SRSS->unCLK ECO CONFIG2.u32Register = tempTrimEcoCtlReg.u32Register;
    SRSS->unCLK ECO CONFIG.stcField.u1AGC_EN = agcen;
    return(CY_SYSCLK_SUCCESS);
```

Code Listing 5 Cy_SysClk_SelectEcoAtrim () function

```
STATIC INLINE uint32 t Cy SysClk SelectEcoAtrim(float32 t maxAmplitude)
  if((0.50f <= maxAmplitude) && (maxAmplitude < 0.55f))</pre>
                                                                                 Get Atrim value.
      return (0x04u1):
```



Configuring clock resources

Code Listing 5 Cy_SysClk_SelectEcoAtrim () function

```
else if(maxAmplitude < 0.60f)</pre>
    return(0x05ul);
else if(maxAmplitude < 0.65f)
    return(0x06ul);
else if(maxAmplitude < 0.70f)</pre>
    return(0x07ul);
else if(maxAmplitude < 0.75f)
   return(0x08ul);
else if(maxAmplitude < 0.80f)</pre>
    return(0x09ul);
else if(maxAmplitude < 0.85f)
    return(0x0Aul);
else if(maxAmplitude < 0.90f)
    return(0x0Bul);
else if(maxAmplitude < 0.95f)
   return(0x0Cul);
else if(maxAmplitude < 1.00f)
    return(0x0Dul);
else if(maxAmplitude < 1.05f)
    return(0x0Eul);
else if(maxAmplitude < 1.10f)
    return(0x0Ful);
else if(1.1f <= maxAmplitude)
    return(0x00ul);
else
    // invalid input
    return(CY_SYSCLK_INVALID_TRIM_VALUE);
```

Code Listing 6 Cy_SysClk_SelectEcoAGCEN() function

```
_STATIC_INLINE uint32_t Cy_SysClk_SelectEcoAGCEN(float32_t maxAmplitude)
  if((0.50f <= maxAmplitude) && (maxAmplitude < 1.10f))</pre>
                                                                               Get AGC enable setting.
      return(0x01ul);
  else if(1.10f <= maxAmplitude)
      return(0x00ul);
  else
      return(CY_SYSCLK_INVALID_TRIM_VALUE);
```



Configuring clock resources

Code Listing 7 Cy_SysClk_SelectEcoWDtrim() function

```
STATIC_INLINE uint32_t Cy_SysClk_SelectEcoWDtrim(float32_t amplitude)
  if( (0.50f \le amplitude) && (amplitude < 0.60f))
                                                                                  Get Wdtrim value.
      return(0x02ul);
  else if(amplitude < 0.7f)
      return(0x03ul);
  else if(amplitude < 0.8f)
      return(0x04ul);
  else if(amplitude < 0.9f)
      return(0x05ul);
  else if(amplitude < 1.0f)
      return(0x06ul);
  else if(amplitude < 1.1f)
      return(0x07ul);
  else if(1.1f <= amplitude)
      return(0x07ul);
  else
      // invalid input
      return(CY_SYSCLK_INVALID_TRIM_VALUE);
```

Code Listing 8 Cy_SysClk_SelectEcoGtrim() function

```
_STATIC_INLINE uint32_t Cy_SysClk_SelectEcoGtrim(float32_t gm_min)
  if( (0.0f <= gm min) && (gm min < 2.2f))
                                                                             Get Gtrim value.
      return(0x00ul+1ul);
  else if(gm_min < 4.4f)
      return(0x01ul+1ul);
  else if(gm_min < 6.6f)
      return(0x02ul+1ul);
  else if(gm_min < 8.8f)
      return(0x03ul+1ul);
  else if(gm_min < 11.0f)
      return(0x04ul+1ul);
  else if(gm_min < 13.2f)
      return(0x05ul+1ul);
  else if(gm_min < 15.4f)
      return(0x06ul+1ul);
  else if(gm_min < 17.6f)
      // invalid input
return(CY_SYSCLK_INVALID_TRIM_VALUE);
  else
       // invalid input
      return(CY SYSCLK INVALID TRIM VALUE);
```



Configuring clock resources

Code Listing 9 Cy_SysClk_SelectEcoRtrim() function

```
_STATIC_INLINE uint32_t Cy_SysClk_SelectEcoRtrim(float32_t freqMHz)
  if(freqMHz > 28.6f)
                                                                              Get Rtrim value.
      return(0x00ul);
  else if(freqMHz > 23.33f)
      return(0x01ul);
  else if(freqMHz > 16.5f)
      return(0x02ul);
  else if(freqMHz > 0.0f)
      return(0x03ul);
  else
      // invalid input
      return(CY_SYSCLK_INVALID_TRIM_VALUE);
```

Code Listing 10 Cy_SysClk_SelectEcoFtrim() function

```
STATIC INLINE uint32 t Cy SysClk SelectEcoFtrim(uint32 t atrim)
                                                                     Get Ftrim value.
 return(0x03ul);
```

3.2 **Setting WCO**

Operation overview 3.2.1

WCO is disabled by default. Accordingly, WCO cannot be used unless it is enabled. Figure 7 shows how to configure registers for enabling WCO.

To disable WCO, write '0' to the WCO_EN bit of the BACKUP_CTL register.



Configuring clock resources




Figure 7 **Enabling WCO**

3.2.2 **Configuration**

Table 3 lists the parameters and **Table 4** lists the functions of the configuration part of in SDL for WCO settings.

Table 3 **List of WCO settings parameters**

Parameters	Description	Value
WAIT_FOR_STABILIZATION	Waiting for stabilization	10000ul
PLL_PATH_NO	PLL PATH number	1ul

Table 4 **List of WCO settings functions**

Functions	Description	Value
Cy_WDT_Disable()	Disable watchdog timer	-
Cy_SysClk_FllDisableSequence(Wait Cycle)	Disable FLL	Wait cycle = 100ul
Cy_SysClk_PllDisable(PLL Number)	Disable PLL	PLL number = PLL_PATH_NO
AllClockConfiguration()	Clock configuration	-
Cy_SysClk_WcoEnable(Timeout value)	Set WCO enable and timeout value	Timeout value = WAIT_FOR_STABILIZATION
Cy_SysLib_DelayUs(Wait Time)	Delays by the specified number of microseconds	Wait time = 1u (1us)



Configuring clock resources

3.2.3 Sample code

There is a sample code as shown **Code Listing 11** to **Code Listing 13**.

Code Listing 11 General configuration of WCO settings

```
Wait time definition **/
#define WAIT FOR STABILIZATION (10000ul)
                                                    Define TIMEOUT variable
#define PLL_PATH_NO
                                                     Define PLL number
int main (void)
    /* disable watchdog timer */
                                                          Watchdog timer disable.
   Cy_WDT_Disable();
   /* Disable Fll */
                                                          Disable FLL
   Cy_SysClk_FllDisableSequence(100ul);
                                                                              Disable PLL
   CY ASSERT(Cy SysClk PllDisable(PLL PATH NO) == CY SYSCLK SUCCESS);
   /* Enable interrupt */
   __enable_irq();
    /* Set Clock Configuring registers */
                                                                   WCO setting. See Code Listing 12.
   AllClockConfiguration();
   /\star Please check clock output using oscilloscope after CPU reached here. \star/
   for(;;);
```

Code Listing 12 AllClockConfiguration() function

```
static void AllClockConfiguration(void)
    /**** WCO setting *****/
         cy_en_sysclk_status_t wcoStatus;
                                                                                                      WCO enable See
        wcoStatus = Cy_SysClk WcoEnable(WAIT_FOR_STABILIZATION*10ul);
CY_ASSERT(wcoStatus == CY_SYSCLK_SUCCESS);
                                                                                                      Code Listing 13.
   return;
```

Code Listing 13 Cy_Sysclk_WcoEnable() function

```
STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus)
                                                        (1) Write "1" to the WCO_EN
 cy_en_sysclk_status_t rtnval = CY_SYSCLK_TIMEOUT;
                                                         bit. And make WCO available
 BACKUP->unCTL.stcField.u1WCO_EN = 1ul;
  /st now do the timeout wait for STATUS, bit WCO_OK st/
                                                                                   (2) Check the state of
 for (; (Cy_SysClk_WcoOkay() == false) && (timeoutus != Oul); timeoutus--)
                                                                                   WCO_OK and the state
     Cy SysLib DelayUs(1u);
                                      Wait for 1 us.
                                                                                   of TIMEOUT
 if (timeoutus != 0ul)
     rtnval = CY_SYSCLK_SUCCESS;
                                       (4) Check whether the processing
                                                                                   (3) Subtract TIMEOUT
                                       exited the loop at TIMEOUT
                                                                                   value
 return (rtnval);
```



Configuring clock resources

Setting IMO 3.3

IMO is enabled by default so that all functions operate properly. IMO will be automatically disabled during Deep Sleep, Hibernate, and XRES. Therefore, you do not need to set IMO.

Setting ILOO/ILO1 3.4

ILO0 is enabled by default.

Note that ILO0 is used as the operating clock for the watchdog timer (WDT). Therefore, if ILO0 is disabled, it is necessary to disable WDT. To disable ILO0, write '01b' to the WDT_LOCK bit of the WDT_CTL register, and then write '0' to the ENABLE bit of the CLK_ILO0_CONFIG register.ILO1 is disabled by default. If ILO1 is enabled, write '1' to the ENABLE bit of the CLK_ILO1_CONFIG register.



Configuring FLL and PLL


Configuring FLL and PLL 4

This section shows how to set FLL and PLL in the clock system.

Setting FLL 4.1

Operation overview 4.1.1

To use FLL, it is necessary to set FLL. FLL has a current-controlled oscillator (CCO), the output frequency of this CCO is controlled by adjusting the trim of the CCO. Figure 8 shows the steps to set FLL.



Procedure for setting FLL Figure 8

For details of FLL and FLL setting registers, see the architecture TRM and registers TRM.



Configuring FLL and PLL

4.1.2 **Use case**

• Input clock frequency: 16 MHz (ECO) • Output clock frequency: 100 MHz

Configuration 4.1.3

Table 5 lists the parameters and **Table 6** lists the functions of the configuration part of in SDL for FLL settings.

Table 5 **List of FLL settings parameters**

Parameters	Description	Value
WAIT_FOR_STABILIZATION	Waiting for stabilization	10000ul
FLL_PATH_NO	FLL number	0ul
FLL_TARGET_FREQ	FLL target frequency	100000000ul (100 MHz)
CLK_FREQ_ECO	Source clock frequency	16000000ul (16 MHz)
PATH_SOURCE_CLOCK_FREQ	FLL input frequency	CLK_FREQ_ECO
CY_SYSCLK_FLLPLL_OUTPUT_A UTO	FLL output mode CY_SYSCLK_FLLPLL_OUTPUT_AUTO: Automatic using lock indicator. CY_SYSCLK_FLLPLL_OUTPUT_LOCKED_OR_NOTHING: Similar to AUTO, except the clock is gated off when unlocked. CY_SYSCLK_FLLPLL_OUTPUT_INPUT: Select FLL reference input (bypass mode)	Oul
	CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT: Select FLL output. Ignores lock indicator. See SRSS_CLK_FLL_CONFIG3 in registers TRM for more details.	

List of FLL settings functions Table 6

Functions	Description	Value
AllClockConfiguration()	Clock configuration	-
Cy_SysClk_FllConfigureStand ard(inputFreq, outputFreq, outputMode)	inputFreq: Input frequency outputFreq: Output frequency outputMode: FLL output mode	<pre>inputFreq = PATH_SOURCE_CLOCK_FREQ, outputFreq = FLL_TARGET_FREQ, outputMode = CY_SYSCLK_FLLPLL_OUTPUT_AUTO</pre>
Cy_SysClk_FllEnable(Timeout value)	Set FLL enable and timeout value	Timeout value = WAIT_FOR_STABILIZATION
Cy_SysLib_DelayUs(Wait Time)	Delays by the specified number of microseconds	Wait time = 1u (1us)



Configuring FLL and PLL

4.1.4 Sample code

There is a sample code as shown **Code Listing 14** to **Code Listing 18**.

Code Listing 14 General configuration of FLL settings

```
Define TIMEOUT variable
 ** Wait time definition **/
#define WAIT FOR STABILIZATION (10000ul)
#define FLL_TARGET_FREQ (10000000ul)
                                                                       Define FLL target frequency.
#define CLK_FREQ_ECO
                         (16000000ul)
#define PATH_SOURCE_CLOCK_FREQ_CLK_FREQ_ECO
                                                                      Define FLL input frequency.
#define FLL_PATH_NO
                                        Define FLL number
int main(void)
    /* Enable interrupt */
    __enable_irq();
                                                                     FLL setting. See Code Listing 15.
     * Set Clock Configuring registers */
   AllClockConfiguration();
    ^{\prime\star} Please check clock output using oscilloscope after CPU reached here. ^{\star\prime}
```

Code Listing 15 AllClockConfiguration() function

```
static void AllClockConfiguration(void)
    /**** FLL(PATHO) source setting *****/
                                                                               FLL configuration. See Code Listing 16.
        fllStatus = Cy_SysClk_FllConfigureStandard(PATH_SOURCE_CLOCK_FREQ, FLL_TARGET_FREQ,
CY_SYSCLK_FLLPLL_OUTPUT_AUTO);
        CY_ASSERT(fllStatus == CY_SYSCLK_SUCCESS);
                                                                                        FLL enable. See Code Listing 18.
        fllStatus = Cy_SysClk_FllEnable(WAIT_FOR_STABILIZATION);
CY_ASSERT((fllStatus == CY_SYSCLK_SUCCESS) || (fllStatus == CY_SYSCLK_TIMEOUT));
   return;
```



Configuring FLL and PLL

Code Listing 16 Cy_SysClk_FllConfigureStandard() function

```
cy_en_sysclk_status_t Cy_SysClk_FllConfigureStandard(uint32_t inputFreq, uint32_t outputFreq,
cy_en_fll_pll_output_mode_t outputMode)
                                                                                 (1) Check if FLL is already enabled
    if (SRSS->unCLK FLL CONFIG.stcField.u1FLL ENABLE != Oul) /* 1 = enabled
        return(CY_SYSCLK_INVALID_STATE);
   else if ((outputFreq < CY_SYSCLK_MIN_FLL_OUTPUT_FREQ) || (CY_SYSCLK_MAX_FLL_OUTPUT_FREQ < outputFreq)) /* invalid
output frequency
                                                                         Check the FLL output range.
        return(CY SYSCLK INVALID STATE);
    else if (((float32_t)outputFreq / (float32_t)inputFreq) < 2.2f) /* check output/input frequency ratio */
        return(CY SYSCLK INVALID STATE);
                                                               Check the FLL frequency ratio.
    /* no error */
    /* If output mode is bypass (input routed directly to output), then done.
       The output frequency equals the input frequency regardless of the frequency parameters. ^{\star}/
    if (outputMode == CY SYSCLK FLLPLL OUTPUT INPUT)
          bypass mode */
        /* update CLK FLL CONFIG3 register with divide by 2 parameter */
        SRSS->unCLK_FLL_CONFIG3.stcField.u2BYPASS_SEL = (uint32_t)outputMode;
        return(CY_SYSCLK_SUCCESS);
                                                                               FLL parameter calculation
   cy_stc_fll_manual_config_t config = { Oul };
    config.outputMode = outputMode;
    /* 1. Output division is not required for standard accuracy. */
    config.enableOutputDiv = false;
    ^{\prime \star} 2. Compute the target CCO frequency from the target output frequency and output division. ^{\star \prime}
    uint32 t ccoFreq;
    ccoFreq = outputFreq * ((uint32_t)(config.enableOutputDiv) + 1ul);
     * 3. Compute the CCO range value from the CCO frequency */
    if(ccoFreq >= CY_SYSCLK_FLL_CCO_BOUNDARY4_FREQ)
        config.ccoRange = CY_SYSCLK_FLL_CCO_RANGE4;
    else if(ccoFreq >= CY_SYSCLK_FLL_CCO_BOUNDARY3_FREQ)
        config.ccoRange = CY SYSCLK FLL CCO RANGE3;
    else if(ccoFreq >= CY SYSCLK FLL CCO BOUNDARY2 FREQ)
        config.ccoRange = CY_SYSCLK_FLL_CCO_RANGE2;
    else if(ccoFreq >= CY SYSCLK FLL CCO BOUNDARY1 FREQ)
        config.ccoRange = CY_SYSCLK_FLL_CCO_RANGE1;
   else
        config.ccoRange = CY SYSCLK FLL CCO RANGEO;
    /* 4. Compute the FLL reference divider value. */
   config.refDiv = CY_SYSCLK_DIV_ROUNDUP(inputFreq * 250ul, outputFreq);
    /* 5. Compute the FLL multiplier value.
          Formula is fllMult = (ccoFreq * refDiv) / fref */
    config.fllMult = CY_SYSCLK_DIV_ROUND((uint64_t)ccoFreq * (uint64_t)config.refDiv, (uint64_t)inputFreq);
    /* 6. Compute the lock tolerance.
          Recommendation: ROUNDUP((refDiv / fref ) * ccoFreq * 3 * CCO Trim Step) + 2 */
    config.updateTolerance = CY SYSCLK DIV ROUNDUP(config.fllMult, 100ul /* Reciprocal number of Ratio */ );
    config.lockTolerance = config.updateTolerance + 20ul /*Threshould*/;
    // TODO: Need to check the recommend formula to calculate the value.
      7. Compute the CCO igain and pgain. */
    /* intermediate parameters */
    float32_t kcco = trimSteps_RefArray[config.ccoRange] * fMargin_MHz_RefArray[config.ccoRange];
    float32_t ki_p = (0.85f * (float32_t)inputFreq) / (kcco * (float32_t) (config.refDiv)) / 1000.0f; /* find the largest IGAIN value that is less than or equal to ki_p */
    for(config.igain = CY_SYSCLK_N_ELMTS(fll_gains_RefArray) - 1ul;config.igain > 0ul; config.igain--)
```



Configuring FLL and PLL

Code Listing 16 Cy_SysClk_FllConfigureStandard() function

```
{
    if(fll_gains_RefArray[config.igain] < ki_p)
    {
        break;
    }
}

/* then find the largest PGAIN value that is less than or equal to ki_p - gains[igain] */
for(config.pgain = CY_SYSCLK_N_ELMTS(fll_gains_RefArray) - lul; config.pgain > 0ul; config.pgain--)
    {
        if(fll_gains_RefArray[config.pgain] < (ki_p - fll_gains_RefArray[config.igain]))
        {
            break;
        }
    }

/* 8. Compute the CCO_FREQ bits will be set by HW */
config.ccoHwUpdateDisable = 0ul;

/* 9. Compute the settling count, using a 1-usec settling time. */
config.settlingCount = (uint16_t) ((float32_t)inputFreq / 1000000.0f);

/* configure FLL based on calculated values */
        cy_en_sysclk_status_t returnStatus;
    returnStatus = Cy_SysClk_FllManualConfigure(&config);

return (returnStatus);
}
</pre>
Set FLL registers. See Code Listing 17.
```

Code Listing 17 Cy_SysClk_FllManualConfigure() function

```
cy_en_sysclk_status_t Cy_SysClk_FllManualConfigure(const cy_stc_fll_manual_config_t *config)
    cy en sysclk status t returnStatus = CY SYSCLK SUCCESS;
                                                                                          Check if FLL is already enabled
    /* check for errors */
    if (SRSS->unCLK_FLL_CONFIG.stcField.u1FLL_ENABLE != Oul) /* 1 = enabled */
        returnStatus = CY_SYSCLK_INVALID_STATE;
    else
    { / * \ {\tt return} \ {\tt status} \ {\tt is} \ {\tt OK} \ */
                                                                             (2) FLL configuration
    if (returnStatus == CY SYSCLK SUCCESS) /* no errors */
         ^{\prime \star} update CLK FLL CONFIG register with 2 parameters; FLL ENABLE is already 0 ^{\star \prime}
                                                                                                        Set CLK_FLL_CONFIG
        un CLK_FLL_CONFIG_t tempConfg;
        tempConfg.u32Register
                                                  = SRSS->unCLK FLL CONFIG.u32Register;
                                                                                                        register
        tempConfg.stcField.u18FLL_MULT
                                                  = config->fllMult;
         tempConfg.stcField.u1FLL OUTPUT DIV = (uint32 t) (config->enableOutputDiv);
        SRSS->unCLK_FLL_CONFIG.u32Register = tempConfg.u32Register;
        /* update CLK_FLL_CONFIG2 register with 2 parameters */un_CLK_FLL_CONFIG2_t tempConfg2;
                                                                                                        Set CLK_FLL_CONFIG2
        tempConfg2.u32Register
                                                  = SRSS->unCLK_FLL_CONFIG2.u32Register;
                                                                                                        register
        tempConfg2.stcField.u13FLL_REF_DIV = config->refDiv;
        tempConfg2.stcField.u8LOCK_TOL
                                                  = config->lockTolerance;
                                               = config->updateTolerance;
         tempConfg2.stcField.u8UPDATE TOL
        SRSS->unCLK_FLL_CONFIG2.u32Register = tempConfg2.u32Register;
        /* update CLK_FLL_CONFIG3 register with 4 parameters */un_CLK_FLL_CONFIG3_t tempConfg3;
                                                                                                        Set CLK_FLL_CONFIG3
        {\tt tempConfg3.u32Register}
                                                     = SRSS->unCLK_FLL_CONFIG3.u32Register;
                                                                                                        register
        tempConfg3.stcField.u4FLL_LF_IGAIN
tempConfg3.stcField.u4FLL_LF_PGAIN
                                                    = config->igain;
                                                    = config->pgain;
        tempConfg3.stcField.u13SETTLING_COUNT = config->settlingCount;
         tempConfg3.stcField.u2BYPASS SEL
                                                    = (uint32 t) (config->outputMode);
                                                                                                        Set CLK_FLL_CONFIG4
        SRSS->unCLK_FLL_CONFIG3.u32Register
                                                   = tempConfg3.u32Register;
                                                                                                        register
         ^{\prime \star} update CLK FLL CONFIG4 register with 1 parameter; preserve other bits ^{\star \prime}
        un_CLK_FLL_CONFIG4_t tempConfg4;
        tempConfg4.u32Register
                                                       = SRSS->unCLK FLL CONFIG4.u32Register;
        tempConfg4.stcField.u3CCO_RANGE = (uint32_t) (config->ccoRange);
tempConfg4.stcField.u9CCO_FREQ = (uint32_t) (config->cco_Freq);
tempConfg4.stcField.u1CCO_HW_UPDATE_DIS = (uint32_t) (config->ccoHwUpdateDisable);
                                                      = tempConfg4.u32Register;
        SRSS->unCLK_FLL_CONFIG4.u32Register
      /* if <u>no error</u>
```



Configuring FLL and PLL

Code Listing 17 Cy_SysClk_FllManualConfigure() function

```
return (returnStatus);
}
```

Code Listing 18 Cy_SysClk_FllEnable() function

```
cy_en_sysclk_status_t Cy_SysClk_FllEnable(uint32_t timeoutus)
      first set the CCO enable bit *.
   SRSS->unCLK FLL CONFIG4.stcField.u1CCO ENABLE = 1ul;
                                                                                 (3) Enable CCO.
    /* Wait until CCO is ready */
                                                                                  (4) Wait until CCO is available.
    while(SRSS->unCLK_FLL_STATUS.stcField.u1CCO_READY == 0ul)
        if(timeoutus == 0ul)
                                                                          (5) Check timeout.
            /* If cco ready doesn't occur, FLL is stopped.
            Cy_SysClk_FllDisable();
                                                                    FLL disabled if timeout occurs.
            return(CY_SYSCLK_TIMEOUT);
        Cy_SysLib_DelayUs(1u);
                                            Wait for 1 us.
        timeoutus--;
    /* Set the FLL bypass mode to 2 */
   SRSS->unclk FLL CONFIG3.stcField.u2BYPASS SEL = (uint32 t)CY SYSCLK FLLPLL OUTPUT INPUT;
    ^{\prime \star} Set the FLL enable bit, if CCO is ready ^{\star \prime}
                                                                                                (6) Enable FLL
    SRSS->unCLK_FLL_CONFIG.stcField.u1FLL_ENABLE = 1ul;
    /* now do the timeout wait for FLL STATUS, bit LOCKED */
   while (SRSS->unCLK FLL STATUS.stcField.u1LOCKED == 0ul)
                                                                                (7) Wait until FLL is locked.
        if(timeoutus == 0ul)
                                                                          (8) Check timeout.
            /* If lock doesn't occur, FLL is stopped. */
Cy_SysClk_FllDisable();
return(CY_SYSCLK_TIMEOUT);
                                                                   FLL Disabled if timeout occurs.
        Cy_SysLib_DelayUs(1u);
                                           Wait for 1 us.
    /* Lock occurred; we need to clear the unlock occurred bit.
       Do so by writing a 1 to it.
    SRSS->unCLK_FLL_STATUS.stcField.u1UNLOCK_OCCURRED = 1ul;
   /* Set the FLL bypass mode to 3 */
SRSS->unCLK_FLL_CONFIG3.stcField.u2BYPASS_SEL = (uint32_t)CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT;
    return(CY SYSCLK SUCCESS);
```



Configuring FLL and PLL

Setting PLL 4.2

Operation overview 4.2.1

To use PLL, it is necessary to set PLL. Figure 9 shows the steps to set PLL. For details on PLL, see the architecture TRM and registers TRM.




Figure 9 **Procedure for setting PLL**

4.2.2 **Use case**

Input clock frequency: 16 MHz (ECO)

Output clock frequency: 160 MHz

• LF mode: 200 MHz to 400 MHz (PLL output 320 MHz)

Configuration 4.2.3

Table 7 lists the parameters and **Table 8** lists the functions of the configuration part of in SDL for PLL settings.

Table 7 **List of PLL settings parameters**

Parameters	Description	Value
PLL_TARGET_FREQ	PLL target frequency	160000000ul (160 MHz)
WAIT_FOR_STABILIZATION	Waiting for stabilization	10000ul
PLL_PATH_NO	PLL number	1u
CLK_FREQ_ECO	ECO clock frequency	16000000ul (16 MHz)
PATH_SOURCE_CLOCK_FREQ	PLL input frequency	CLK_FREQ_ECO



Configuring FLL and PLL

Parameters	Description	Value
CY_SYSCLK_FLLPLL_OUTPUT	FLL output mode	Oul
_AUTO	CY_SYSCLK_FLLPLL_OUTPUT_AUTO:	
	Automatic using lock indicator.	
	CY_SYSCLK_FLLPLL_OUTPUT_LOCKED_OR_NOT HING:	
	Similar to AUTO, except the clock is gated off when unlocked.	
	CY_SYSCLK_FLLPLL_OUTPUT_INPUT:	
	Select FLL reference input (bypass mode)	
	CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT:	
	Select FLL output. Ignores lock indicator.	
	See SRSS_CLK_FLL_CONFIG3 in registers TRM	
	for more details.	
pllConfig.inputFreq	Input PLL frequency	PATH_SOURCE_CLOCK _FREQ
pllConfig.outputFreq	Outut PLL frequency	PLL_TARGET_FREQ
pllConfig.lfMode	PLL LF mode	0u (VCO frequency is
	0: VCO frequency is [200MHz, 400MHz]	320MHz)
	1: VCO frequency is [170MHz, 200MHz]	
pllConfig.outputMode	Output mode	CY_SYSCLK_FLLPLL_O
	0: CY_SYSCLK_FLLPLL_OUTPUT_AUTO	UTPUT_AUTO
	1:	
	CY_SYSCLK_FLLPLL_OUTPUT_LOCKED_OR_NOT HING	
	2: CY_SYSCLK_FLLPLL_OUTPUT_INPUT	
	3: CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT	

List of PLL settings functions Table 8

Functions	Description	Value
AllClockConfiguration()	Clock configuration	-
Cy_SysClk_PllConfigure(P	Set PLL path No. and PLL configure	PLL number = PLL_PATH_NO,
LL Number, PLL Configure)		PLL configure = pllConfig
Cy_SysClk_PllEnable(PLL	configure	PLL number = PLL_PATH_NO,
Number, Timeout value)		Timeout value = WAIT_FOR_STABILIZATION
Cy_SysLib_DelayUs(Wait Time)	Delays by the specified number of microseconds	Wait time = 1u (1us)
Cy_SysClk_PllManualConfi	Set PLL path No. and PLL configure	PLL number = PLL_PATH_NO,
gure(PLL Number, PLL Configure)		PLL manual configure = manualConfig



Configuring FLL and PLL

4.2.4 Sample code

There is a sample code as shown **Code Listing 19** to **Code Listing 23**.

Code Listing 19 General configuration of PLL settings

```
Define TIMEOUT variable
   Wait time definition **/
#define WAIT FOR STABILIZATION (10000ul)
                                                ECO frequency.
                                                                         PLL input frequency.
#define CLK FREO ECO
                               (16000000011)
                                                                         PLL target frequency.
#define PATH SOURCE CLOCK FREQ CLK FREQ ECO
#define PLL_TARGET_FREQ
                              (160000000ul)
#define PLL_PATH_NO
                                                                         Define PLL number
/*** Parameters for Clock Configuration ***/
cy_stc_pll_config_t pllConfig =
                                                                         PLL configuration.
   .inputFreq = PATH SOURCE CLOCK FREQ,
                                                // ECO: 16MHz
   .outputFreq = PLL_TARGET_FREQ,
                                                // target PLL output
   .lfMode
               = 0u
                                                // VCO frequency is [200MHz, 400MHz]
   .outputMode = CY_SYSCLK_FLLPLL_OUTPUT_AUTO,
};
int main (void)
   /* Enable interrupt */
   __enable_irq();
    /* Set Clock Configuring registers */
                                                                   PLL setting. See Code Listing 20.
   AllClockConfiguration();
    /st Please check clock output using oscilloscope after CPU reached here. st/
   for(;;);
```

Code Listing 20 AllClockConfiguration() function

Code Listing 21 Cy_SysClk_PllConfigure() function



Configuring FLL and PLL

Code Listing 21 Cy_SysClk_PllConfigure() function

```
/* invalid input frequency */
                                                                                         Check the PLL input
if (((config->inputFreq) < MIN IN FREQ) || (MAX IN FREQ < (config->inputFreq)))
                                                                                         range.
    return (CY_SYSCLK_BAD_PARAM);
  invalid output frequency */
                                                                                         Check the PLL output
if (((config->outputFreq) < MIN OUT FREQ) || (MAX OUT FREQ < (config->outputFreq)))
                                                                                         range.
    return (CY_SYSCLK_BAD_PARAM);
/* no errors */
cy_stc_pll_manual_config_t manualConfig = {Oul};
/\star If output mode is bypass (input routed directly to output), then done.
                                                                                 PLL parameter calculation
   The output frequency equals the input frequency regardless of the
   frequency parameters. *
if (config->outputMode != CY_SYSCLK_FLLPLL OUTPUT INPUT)
      for each possible value of OUTPUT_DIV and REFERENCE_DIV (Q), try
       to find a value for FEEDBACK_DIV (P) that gives an output frequency
       as close as possible to the desired output frequency.
   uint32_t p, q, out;
uint32_t error = 0xfffffffffl;
    uint32_t errorPrev = 0xfffffffffflul;
    /* REFERENCE_DIV (Q) selection */
    for (q = MIN_REF_DIV; q \le MAX_REF_DIV; q++)
        /* FEEDBACK DIV (P) selection
        for (p = MIN FB DIV; p \le MAX FB DIV; p++)
            uint32 t fout;
               make sure that fvco in range. */
            if ((fvco < MIN FVCO) || (MAX FVCO < fvco))
                continue;
            }
            /* OUTPUT_DIV selection */
            out = CY_SYSCLK_DIV_ROUND(inF_MultipliedBy_p, ((uint64_t)config->outputFreq * (uint64_t)q));
            if (out < MIN OUTPUT DIV )
                out = MIN OUTPUT DIV;
            if (MAX OUTPUT DIV < out)
                out = MAX_OUTPUT_DIV;
            /* Calculate what output frequency will actually be produced. If it's closer to the target than what we have so far, then save it. */ fout = (uint32_t)(inF_MultipliedBy_p / (q * out));
            error = abs((int32 t)fout - (int32 t)config->outputFreq);
            if (error < errorPrev)
                manualConfig.feedbackDiv = p;
                manualConfig.referenceDiv = q;
                manualConfig.outputDiv
                errorPrev = error;
if(error == 0ul){break;}
        if(error == Oul){break;}
    /* exit loops if foutBest equals outputFreq */
} /* if not bypass output mode */
  configure PLL based on calculated values */
manualConfig.lfMode
                       = config->lfMode;
                                                                       Set PLL registers. See Code Listing 22.
manualConfig.outputMode = config->outputMode;
returnStatus = Cy_SysClk_PllManualConfigure(clkPath, &manualConfig);
return (returnStatus);
```



Configuring FLL and PLL

Code Listing 21 Cy_SysClk_PllConfigure() function

Code Listing 22 Cy_SysClk_PllManualConfigure() function

```
cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config_t *config)
     * check for error */
    if ((clkPath == Oul) || (clkPath > SRSS NUM PLL)) /* invalid clock path number */
        return(CY_SYSCLK_BAD_PARAM);
    /* valid divider bitfield values *,
    if((config->outputDiv < MIN OUTPUT DIV) || (MAX OUTPUT DIV < config->outputDiv))
          return(CY SYSCLK BAD PARAM);
    if((config->referenceDiv < MIN_REF_DIV) || (MAX_REF_DIV < config->referenceDiv))
          return(CY_SYSCLK_BAD_PARAM);
    if((config->feedbackDiv < (config->lfMode ? MIN_FB_DIV_LF : MIN_FB_DIV)) | |
    ((config->lfMode ? MAX_FB_DIV_LF : MAX_FB_DIV) < config->feedbackDiv))
          return(CY SYSCLK BAD PARAM);
    un_CLK_PLL_CONFIG_t tempClkPLLConfigReg;
tempClkPLLConfigReg.u32Register = SRSS->unCLK_PLL_CONFIG[clkPath - 1ul].u32Register;
if (tempClkPLLConfigReg.stcField.u1ENABLE != 0ul) /* 1 = enabled */
         return(CY_SYSCLK_INVALID_STATE);
      no errors */
       If output mode is bypass (input routed directly to output), then done.
       The output frequency equals the input frequency regardless of the frequency parameters.
    if (config->outputMode != CY_SYSCLK_FLLPLL_OUTPUT_INPUT)
                                                                                                           (2) PLL configuration
         tempClkPLLConfigReg.stcField.u7FEEDBACK DIV = (uint32 t)config->feedbackDiv;
        tempClkPLLConfigReg.stcField.u5REFERENCE_DIV = (uint32_t)config->referenceDiv;
tempClkPLLConfigReg.stcField.u5OUTPUT_DIV = (uint32_t)config->outputDiv;
         tempClkPLLConfigReg.stcField.ulPLL_LF_MODE = (uint32_t)config->lfMode;
                                                                                                          Set CLK PLL CONFIG
    tempClkPLLConfigReg.stcField.u2BYPASS SEL = (uint32 t)config->outputMode;
                                                                                                          register
    SRSS->unCLK PLL CONFIG[clkPath - 1ul].u32Register = tempClkPLLConfigReg.u32Register
    return (CY SYSCLK SUCCESS);
```

Code Listing 23 Cy_SysClk_PllEnable() function

```
cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus)
    cy en sysclk status t rtnval = CY SYSCLK BAD PARAM;
    if ((clkPath != Oul) && (clkPath <= SRSS_NUM_PLL))</pre>
        {\tt clkPath--;}\ /*\ {\tt to}\ {\tt correctly}\ {\tt access}\ {\tt PLL}\ {\tt config}\ {\tt and}\ {\tt status}\ {\tt registers}\ {\tt structures}\ */
        /* first set the PLL enable bit */
                                                                                     (3) Enable PLL
        SRSS->unCLK PLL CONFIG[clkPath].stcField.u1ENABLE = 1ul;
         /st now do the timeout wait for PLL_STATUS, bit LOCKED st/
        for (; (SRSS->unCLK_PLL_STATUS[clkPath].stcField.u1LOCKED == 0ul) &&
                                                                                                (4) Wait until PLL is locked.
                (timeoutus != Oul);
                                                                (5) Check timeout.
              timeoutus--)
             Cy_SysLib_DelayUs(1u); =
                                                 Wait for 1 us.
        rtnval = ((timeoutus == 0ul) ? CY_SYSCLK_TIMEOUT : CY_SYSCLK_SUCCESS);
    return (rtnval);
```



Configuring internal clock


Configuring internal clock 5

This section explains how to set the internal clock which appears such as a CLK_HFO and CLK_FAST in the clock system.

5.1 Setting CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3

CLK_PATH1, CLK_PATH1, and CLK_PATH3 are used as the input sources for CLK_HF0, CLK_HF1, and CLK_HF2. CLK_PATH0 and CLK_PATH1 can select all clock resources including FLL and PLL using DSI_MUX and PATH_MUX. CLK_PATH2 and CLK_PATH3 cannot select FLL and PLL, but other clock resources can be selected.

Figure 10 shows the generation block diagram of CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3.



Generation block for CLK_PATH0, CLK_PATH1, CLKPATH2, and CLK_PATH3 Figure 10

To set CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3, it is necessary to configure DSI_MUX and PATH_MUX. BYPASS_SEL is also required for CLK_PATH0 and CLK_PATH1. Table 9 shows the registers necessary for CLK_PATH. See the architecture TRM and registers TRM for more details.



Configuring internal clock

Table 9 Configuring CLK_PATH0, CLK_PATH1, and CLK_PATH2

Register name	Bit name	Value	Selected clock and item
CLK_PATH_SELECT	PATH_MUX[2:0]	0 (Default)	IMO
		1	EXT_CLK
		2	ECO
		4	DSI_MUX
		Other	Reserved. Do not use.
CLK_DSI_SELECT	DSI_MUX[4:0]	16	ILO0
		17	WCO
		20	ILO1
		Other	Reserved. Do not use.
CLK_FLL_CONFIG3	BYPASS_SEL[29:28]	0 (Default)	AUTO¹
		1	LOCKED_OR_NOTHING ²
		2	FLL_REF (bypass mode) ³
		3	FLL_OUT⁴
CLK_PLL_CONFIG	BYPASS_SEL[29:28]	0 (Default)	AUTO¹
		1	LOCKED_OR_NOTHING ²
		2	PLL_REF (bypass mode) ³
		3	PLL_OUT⁴

5.2 Setting CLK_HF

CLK_HF1, and CLK_HF2 can be selected from CLK_PATH1, CLK_PATH1, CLK_PATH2, and CLK_PATH3. A predivider is available to divide the selected CLK_PATH0, CLK_PATH1, CLK_PATH2, and CLK_PATH3. CLK_HF0 is always enabled because it is the source clock for the CPU. It is possible to disable CLK_HF1 and CLK_HF2.

To enable CLK_HF1, write '1' to the ENABLE bit of the CLK_ROOT_SELECT register. To disable CLK_HF1 and CLK_HF2, write '0' to the ENABLE bit of the CLK_ROOT_SELECT register.

CLK_PATH0 is the clock output from FLL. CLK_PATH1 is the clock output from PLL. CLK_PATH2 and CLK_PATH3 are the source clock selected by PATH_MUX and DSI_MUX. The ROOT_DIV bit of the CLK_ROOT register sets the predivider values from the options: no division, divide by 2, divide by 4, and or by 8. **Figure 11** shows the details of ROOT_MUX and the predivider.




Figure 11 ROOT_MUX and predivider

 $^{{\}bf 1} \, {\bf Switching} \, {\bf automatically} \, {\bf according} \, {\bf to} \, {\bf locked} \, {\bf state}.$

² The clock is gated OFF, when unlocked.

³ In this mode, lock state is ignored.

⁴ In this mode, lock state is ignored



Configuring internal clock

Table 10 shows the registers necessary for CLK_HF0, CLK_HF1, and CLK_HF2. See architecture TRM and registers TRM.

Table 10 Configuring CLK_HF0 and CLK_HF1

Register name	Bit name	Value	Selected item
CLK_ROOT_SELECT	ROOT_MUX[3:0]	0	CLK_PATH0
		1	CLK_PATH1
		2	CLK_PATH2
		3	CLK_PATH3
		Other	Reserved. Do not use.
CLK_ROOT_SELECT	ROOT_DIV[5:4]	0	No division
		1	Divide clock by 2
		2	Divide clock by 4
		3	Divide clock by 8

5.3 **Setting CLK_LF**

CLK_LF can be selected from WCO, ILO0, ILO1, and ECO_Prescaler. CLK_LF cannot be set when the WDT_LOCK bit in the WDT_CLTL register is disabled, because CLK_LF can select ILO0.

Figure 12 shows the details of LFCLK_SEL.




Figure 12 LFCLK_SEL

Table 11 shows the registers necessary for CLK_LF. See the architecture TRM and registers TRM for more details.

Table 11 **Configuring CLK_LF**

Register name	Bit name	Value	Selected item
CLK_SELECT	LFCLK_SEL[2:0]	0	ILO0
		1	WCO
		5	ILO1
		6	ECO_Prescaler
		Other	Reserved. Do not use.



Configuring internal clock

5.4 **Setting CLK_FAST**

CLK_FAST is generated by dividing CLK_HF0 by (x+1). When configuring CLK_FAST, configure value (x = 0...255)to be divided by the FAST_INT_DIV bit of the CM4_CLOCK_CTL register.

Setting CLK_PERI 5.5

CLK_PERI is the clock input to peripheral clock divider. CLK_PERI is generated by dividing CLK_HF0; its frequency is configured by the value obtained by dividing CLK_HF0 by (x+1). When configuring CLK_PERI, configure value (x = 0..255) to be divided by the PERI_INT_DIV bit of the CM0_CLOCK_CTL register.

5.6 Setting CLK_SLOW

CLK_SLOW is generated by dividing CLK_PERI; its frequency is configured by the value obtained by dividing CLK_PERI by (x+1). After configuring CLK_PERI, configure value (x = 0..255) to be divided by the SLOW_INT_DIV bit of the CM0_CLOCK_CTL register.

5.7 Setting CLK_GR

The clock source of CLK_GP is CLK_SLOW in Groups 1 and 2, and CLK_PERI in Groups 3, 5, 6, and 9. Groups 3, 5, 6, and 9 are clocks divided by CLK_PERI. To generate CLK_GR, write the division value (from 1 to 255) to divide the CLOCK_CTL bit of the PERI_GR_CLOCK_CTL register.


Setting PCLK 5.8

Peripheral clock (PCLK) is a clock that activates each peripheral function. Peripheral clock dividers divide CLK_PERI and generate a clock to be supplied to each peripheral function. For assignment of the peripheral clocks, see the peripheral clocks section in the **datasheet**.

Figure 13 shows the steps to set peripheral clock dividers. See the architecture TRM for more details.



Configuring internal clock



Procedure to set generate PCLK Figure 13

Example of PCLK setting 5.8.1

5.8.1.1 Use case

Input clock frequency: 80 MHz

Output clock frequency: 2 MHz

Divider type: Clock divider 16.0

Used divider: Clock divider 16.0#0

Peripheral clock output number: 31 (TCPWM0, Group#0, Counter#0)



Configuring internal clock




Figure 14 **Example procedure for setting PCLK**

Configuration 5.8.1.2

Table 12 lists the parameters and Table 13 lists the functions of the configuration part of in SDL for PCLK (Example of the TCPWM timer) settings.

List of PCLK (Example of the TCPWM timer) settings parameters Table 12

Parameters	Description	Value
PCLK_TCPWMx_CLOCKSx_COUNTER	PCLK of TCPWM0	PCLK_TCPWM0_CLOCKS 0 = 31ul
TCPWM_PERI_CLK_DIVIDER_NO_COUNTER	Number of dividers to be used	0ul
CY_SYSCLK_DIV_16_BIT	Divider type	1ul
	CY_SYSCLK_DIV_8_BIT = 0u, 8 bit divider	
	CY_SYSCLK_DIV_16_BIT = 1u, 16 bit divider	
	CY_SYSCLK_DIV_16_5_BIT = 2u, 16.5 bit fractional divider	
	CY_SYSCLK_DIV_24_5_BIT = 3u, 24.5 bit fractional divider	
periFreq	Peripheral clock frequency	80000000ul (80 MHz)
targetFreq	Target clock frequency	2000000ul (2 MHz)
divNum	Divide number	periFreq/targetFreq



Configuring internal clock

List of PCLK (Example of the TCPWM timer) settings functions Table 13

Functions	Description	Value
Cy_SysClk_PeriphAssignDivider(IPb lock, dividerType, dividerNum)	Assigns a programmable divider to a selected IP block (such as a TCPWM).	IPblock = PCLK_TCPWMx_CLOCKSx_COUNTER dividerType = CY_SYSCLK_DIV_16_BIT dividerNum = TCPWM_PERI_CLK_DIVIDER_NO_CO UNTER
Cy_SysClk_PeriphSetDivider(divide rType,dividerNum, dividerValue)	Set peripheral divider	dividerType, = CY_SYSCLK_DIV_16_BIT dividerNum = TCPWM_PERI_CLK_DIVIDER_NO_CO UNTER dividerValue = divNum-1ul
Cy_SysClk_PeriphEnableDivider(dividerType,dividerNum)	Enable peripheral divider	dividerType, = CY_SYSCLK_DIV_16_BIT dividerNum = TCPWM_PERI_CLK_DIVIDER_NO_CO UNTER

5.8.2 Sample code (Example of the TCPWM timer)

There is a sample code as shown **Code Listing 24** to **Code Listing 27**.

General configuration of PCLK (Example of the TCPWM timer) settings **Code Listing 24**

```
#define PCLK TCPWMx CLOCKSx COUNTER
                                           PCLK TCPWM0 CLOCKS0
#define TCPWM PERI CLK DIVIDER NO COUNTER Oul
                                                              Define PCLK_TCPWMx_CLOCKSx_COUNTER,
int main(void)
                                                              Define TCPWM_PERI_CLK_DIVIDER_NO_COUNTER
    SystemInit();
                                                            (1) Set input/output frequency and divide number
     enable irq(); /* Enable global interrupts
    uint32_t periFreq = 80000000ul;
    uint32_t targetFreq = 2000000ul;
uint32_t divNum = (periFreq / targetFreq);
                                                        Calculation of division
                                                                                          Peripheral divider assign
    CY_ASSERT((periFreq % targetFreq) == Oul); // inaccurate target clock
                                                                                          setting. See Code
    Cy_SysClk_PeriphAssignDivider(PCLK_TCPWMx_CLOCKSx_COUNTER, CY_SYSCLK_DIV_16_BIT,
                                                                                          Listing 25.
TCPWM PERI_CLK_DIVIDER_NO_COUNTER);
/* Sets the 16-bit divider */
    Cy SysClk PeriphSetDivider(CY SYSCLK DIV 16 BIT, TCPWM PERI CLK DIVIDER NO COUNTER, (divNum-lul));
    Cy SysClk PeriphEnableDivider(CY SYSCLK DIV 16 BIT, TCPWM PERI CLK DIVIDER NO COUNTER);
                                                                                   Peripheral divider setting.
                                           Peripheral divider enable
    for(;;);
                                                                                   See Code Listing 26
                                           setting. See Code Listing 27
```



Configuring internal clock

Cy_SysClk_PeriphAssignDivider() function **Code Listing 25**

```
un_PERI_CLOCK_CTL_t tempCLOCK_CTL_RegValue;
   tempCLOCK_CTL_RegValue.u32Register
                                        = PERI->unCLOCK_CTL[ipBlock].u32Register;
                                                                                   (2) Assign divider
   tempCLOCK_CTL_RegValue.stcField.u2TYPE_SEL = dividerType;
tempCLOCK_CTL_RegValue.stcField.u8DIV_SEL = dividerNum;
                                                                                   to peripheral
   PERI->unCLOCK_CTL[ipBlock].u32Register
                                        = tempCLOCK_CTL_RegValue.u32Register;
   return CY SYSCLK SUCCESS;
```

Code Listing 26 Cy_SysClk_PeriphSetDivider() function

```
STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
                                              uint32_t dividerNum, uint32_t dividerValue)
 if (dividerType == CY_SYSCLK_DIV_8_BIT)
 else if (dividerType == CY SYSCLK DIV 16 BIT)
                                                                                         (3) Division setting to
                                                                                         clock divider 16.0#0
          PERI->unDIV_16_CTL[dividerNum].stcField.u16INT16_DIV = dividerValue;
 else
 { /* return bad parameter */
     return CY_SYSCLK_BAD_PARAM;
 return CY_SYSCLK_SUCCESS;
```

Cy_SysClk_PeriphEnableDivider() function **Code Listing 27**

```
STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t
dividerNum)
     /st specify the divider, make the reference = clk_peri, and enable the divider st/
                                                                                                                     (4) Enable clock divider
    /* Specify the divider, make the reference - the un PERI_DIV_CMD_t tempDIV_CMD_RegValue; tempDIV_CMD_RegValue.u32Register = PERI tempDIV_CMD_RegValue.stcField.u1ENABLE = 1ul; tempDIV_CMD_RegValue.stcField.u2PA_TYPE_SEL = 3ul;
                                                                                                                     16#0
                                                               = PERI->unDIV CMD.u32Register;
     tempDIV_CMD_RegValue.stcField.u8PA_DIV_SEL = 0xFFul;
                                                                                                                 Set divider type select
     tempDIV_CMD_RegValue.stcField.u2TYPE_SEL
                                                               = dividerType;
     tempDIV_CMD_RegValue.stcField.u8DIV_SEL
PERI->unDIV_CMD.u32Register
                                                              = dividerNum;
                                                               = tempDIV_CMD_RegValue.u32Register;
                                                                                                                     Set divider number
     (void) PERI->unDIV CMD; /* dummy read to handle buffered writes */
     return CY_SYSCLK_SUCCESS;
```



Configuring internal clock

5.9 **Setting ECO_Prescaler**

5.9.1 **Operation overview**

ECO_Prescaler divides ECO, and creates a clock that can be used with the LFCLK clock. The division function has a 10-bit integer divider and 8-bit fractional divider.

Figure 15 shows the steps to enable ECO_Prescaler. below. For details on ECO_Prescaler, see architecture TRM and registers TRM.




Figure 15 **Enabling ECO_Prescaler**

Figure 16 shows the steps to disable ECO_Prescalar. For details on ECO_Prescaler, see architecture TRM and registers TRM.




Figure 16 Disabling ECO_Prescaler

5.9.2 Use case

- Input clock frequency: 16 MHz
- ECO prescaler Target frequency: 1.234567 MHz



Configuring internal clock

Configuration 5.9.3

Table 14 lists the parameters and Table 15 lists the functions of the configuration part of in SDL for ECO prescaler settings.

Table 14 List of ECO prescaler settings parameters

Parameters	Description	Value
ECO_PRESCALER_TARGET_FREQ	ECO prescaler target frequency	1234567ul
WAIT_FOR_STABILIZATION	Waiting for stabilization	10000ul
CLK_FREQ_ECO	ECO clock frequency	16000000ul (16 MHz)
PATH_SOURCE_CLOCK_FREQ	PATH source clock frequency	CLK_FREQ_ECO


Table 15 List of ECO prescaler settings functions

Functions	Description	Value
AllClockConfiguration()	Clock configuration	-
Cy_SysClk_SetEcoPrescale(Inclk, Targetclk)	Set ECO frequency and target frequency	Inclk = PATH_SOURCE_CLOCK_FREQ ,
		Targetclk = ECO_PRESCALER_TARGET_F REQ
<pre>Cy_SysClk_EcoPrescaleEnabl e(Timeout value)</pre>	Set ECO prescaler enable and timeout value	Timeout value = WAIT_FOR_STABILIZATION
Cy_SysClk_SetEcoPrescaleMa nual (divInt, divFact)	divInt: 10-bit integer value allows for ECO frequencies divFrac: 8-bit fractional value	-
Cy_SysClk_GetEcoPrescaleSt atus	Check prescaler status	-
Cy_SysLib_DelayUs(Wait Time)	Delays by the specified number of microseconds	Wait time = 1u (1us)

Sample code 5.9.4

There is a sample code as shown Code Listing 28 to Code Listing 34.

Code Listing 28 General configuration of ECO prescaler settings





Configuring internal clock

AllClockConfiguration() function **Code Listing 29**

```
static void AllClockConfiguration(void)
   /**** ECO prescaler setting *****/
                                                   ECO prescaler setting. See Code Listing 30.
       cy_en_sysclk_status_t ecoPreStatus;
       ecoPreStatus = Cy_SysClk_SetEcoPrescale(CLK_FREQ_ECO, ECO_PRESCALER_TARGET_FREQ);
       CY_ASSERT(ecoPreStatus == CY_SYSCLK_SUCCESS);
       ecoPreStatus = Cy_SysClk_EcoPrescaleEnable(WAIT_FOR_STABILIZATION);
                                                                                 ECO prescaler enable. See
       CY_ASSERT(ecoPreStatus == CY_SYSCLK_SUCCESS);
                                                                                 Code Listing 32.
  return;
```

Code Listing 30 Cy_SysClk_SetEcoPrescale() function

```
cy_en_sysclk_status_t Cy_SysClk_SetEcoPrescale(uint32_t ecoFreq, uint32_t targetFreq)
       Frequency of ECO (4MHz \sim 33.33MHz) might exceed 32bit value if shifted 8 bit.
    // So, it uses 64 bit data for fixed point operation.
// Lowest 8 bit are fractional value. Next 10 bit are integer value.
    uint64_t fixedPointEcoFreq = ((uint64_t)ecoFreq << 8ull);</pre>
    uint64_t fixedPointDivNum64;
uint32_t fixedPointDivNum;
     // Culculate divider number
    fixedPointDivNum64 = fixedPointEcoFreq / (uint64_t)targetFreq;
    // Dividing num should be larger 1.0, and smaller than maximum of 10bit number. if((fixedPointDivNum64 < 0x100ull) && (fixedPointDivNum64 > 0x40000ull))
         return CY SYSCLK BAD PARAM;
    fixedPointDivNum = (uint32 t)fixedPointDivNum64;
                                                                              Configure ECO prescaler. See Code Listing 31.
    Cy_SysClk_SetEcoPrescaleManual(
                                         (((fixedPointDivNum & 0x0003FF00ul) >> 8ul) - 1ul),
                                         (fixedPointDivNum & 0x000000FFul)
    return CY SYSCLK SUCCESS;
```

Code Listing 31 Cy_SysClk_SetEcoPrescaleManual() function

```
STATIC INLINE void Cy SysClk SetEcoPrescaleManual(uint16 t divInt, uint8 t divFract)
                                                                                          (1) Configure ECO
  un_CLK_ECO_PRESCALE_t tempRegEcoPrescale;
                                                                                          prescaler.
  tempRegEcoPrescale.u32Register
                                             = SRSS->unCLK_ECO_PRESCALE.u32Register;
  tempRegEcoPrescale.stcField.u10ECO_INT_DIV = divInt;
  tempRegEcoPrescale.stcField.u8ECO_FRAC_DIV = divFract;
  SRSS->unCLK ECO PRESCALE.u32Register
                                             = tempRegEcoPrescale.u32Register;
  return;
```



Configuring internal clock

Cy_SysClk_EcoPrescaleEnable() function **Code Listing 32**

```
cy_en_sysclk_status_t Cy_SysClk_EcoPrescaleEnable(uint32_t timeoutus)
    // Send enable command
   SRSS->unCLK_ECO_CONFIG.stcField.u1ECO_DIV_ENABLE = 1ul;
                                                                                      (2) Enable ECO prescaler
   // Wait eco prescaler get enabled
   while(CY_SYSCLK_ECO_PRESCALE_ENABLE != Cy_SysClk_GetEcoPrescaleStatus())
                                                                                    (3) Wait until ECO prescaler
       if(Oul == timeoutus)
                                                                                    is available. See Code
           return CY_SYSCLK_TIMEOUT;
                                                                                    Listing 33.
       Cy_SysLib_DelayUs(1u);
       timeoutus--;
   return CY_SYSCLK_SUCCESS;
```

Code Listing 33 Cy_SysClk_GetEcoPrescaleStatus() function

```
Check prescaler status.
STATIC_INLINE cy_en_eco_prescale_enable_t Cy_SysClk_GetEcoPrescaleStatus(void)
  return (cy en eco prescale enable t) (SRSS->unCLK ECO PRESCALE.stcField.u1ECO DIV ENABLED);
```

If you want to disable the ECO prescaler, set the wait time in the same way as the function above, athen call the next function.

Cy_SysClk_EcoPrescaleDisable() function **Code Listing 34**

```
cy_en_sysclk_status_t Cy_SysClk_EcoPrescaleDisable(uint32_t timeoutus)
    // Send disable command
                                                                                     (4) Disable ECO prescaler.
   SRSS->unCLK_ECO_CONFIG.stcField.u1ECO_DIV_DISABLE = 1ul;
   // Wait eco prescaler actually get disabled
   while(CY_SYSCLK_ECO_PRESCALE_DISABLE != Cy_SysClk_GetEcoPrescaleStatus())
                                                                                     (5) Wait until ECO
                                                                                     prescaler is unavailable.
       if(Oul == timeoutus)
                                                                                     See Code Listing 33.
           return CY_SYSCLK_TIMEOUT;
       Cy_SysLib_DelayUs(1u);
       timeoutus--:
   return CY_SYSCLK_SUCCESS;
```



Supplementary information

Supplementary information 6

Input clocks in peripheral functions 6.1

Table 16 to Table 20 list the clock input to each peripheral function. For detailed values of PCLK, see the peripheral clocks section in the datasheet.

Table 16 **Clock input to TCPWM**

Peripheral function	Operation clock	Channel clock
TCPWM (16-bit)	CLK_GR3 (Group 3)	PCLK (PCLK_TCPWM0_CLOCKSx, x=0-62)
TCPWM (16-bit)		PCLK (PCLK_TCPWM0_CLOCKSy, y=256-267)
(Motor control)		
TCPWM (32-bit)		PCLK (PCLK_TCPWM0_CLOCKSz, z=512-515)

Table 17 **Clock input to CAN FD**

Peripheral function	Operation clock (clk_sys (hclk))	Channel clock (clk_can (cclk))
CAN FD0	CLK_GR5 (Group 5)	Ch0: PCLK (PCLK_CANFD0_CLOCK_CANFD0)
		Ch1: PCLK (PCLK_CANFD0_CLOCK_CANFD1)
		Ch2: PCLK (PCLK_CANFD0_CLOCK_CANFD2)
CAN FD1		Ch0: PCLK (PCLK_CANFD1_CLOCK_CANFD0)
		Ch1: PCLK (PCLK_CANFD1_CLOCK_CANFD1)
		Ch2: PCLK (PCLK_CANFD1_CLOCK_CANFD2)

Table 18 **Clock input to LIN**

Peripheral function	Operation clock	Channel clock (clk_lin_ch)
LIN	CLK_GR5 (Group 5)	Ch0: PCLK (PCLK_LIN_CLOCK_CH_EN0)
		Ch1: PCLK (PCLK_LIN_CLOCK_CH_EN1)
		Ch2: PCLK (PCLK_LIN_CLOCK_CH_EN2)
		Ch3: PCLK (PCLK_LIN_CLOCK_CH_EN3)
		Ch4: PCLK (PCLK_LIN_CLOCK_CH_EN4)
		Ch5: PCLK (PCLK_LIN_CLOCK_CH_EN5)
		Ch6: PCLK (PCLK_LIN_CLOCK_CH_EN6)
		Ch7: PCLK (PCLK_LIN_CLOCK_CH_EN7)

Table 19 **Clock input to SCB**

Peripheral function	Operation clock	Channel clock
SCB0	CLK_GR6 (Group 6)	PCLK (PCLK_SCB0_CLOCK)
SCB1		PCLK (PCLK_SCB1_CLOCK)
SCB2		PCLK (PCLK_SCB2_CLOCK)
SCB3		PCLK (PCLK_SCB3_CLOCK)
SCB4		PCLK (PCLK_SCB4_CLOCK)
SCB5		PCLK (PCLK_SCB5_CLOCK)



Supplementary information

Peripheral function	Operation clock	Channel clock
SCB6		PCLK (PCLK_SCB6_CLOCK)
SCB7		PCLK (PCLK_SCB7_CLOCK)

Table 20 **Clock input to SAR ADC**

Peripheral function	Operation clock	Unit clock
SAR ADC CLK_GR9 (Group 9)	Unit0: PCLK (PCLK_PASS_CLOCK_SAR0)	
	Unit1: PCLK (PCLK_PASS_CLOCK_SAR1)	
		Unit2: PCLK (PCLK_PASS_CLOCK_SAR2)

6.2 Use case of clock calibration counter function

6.2.1 How to use the clock calibration counter

6.2.1.1 **Operation overview**

The clock calibration counter has two counters that can be used to compare the frequency of two clock sources. All clock sources are available as a source for these two clocks.


- 1. Calibration Counter1 counts clock pulses from calibration Clock1 (the high-accuracy clock used as the reference clock). Counter1 counts in decreasing order.
- 2. Calibration Counter2 counts clock pulses from calibration Clock2 (measurement clock). This counter counts in increasing order.
- 3. When calibration Counter1 reaches 0, calibration Counter2 stops counting, and its value can be read.
- 4. The frequency of calibration Counter2 can be obtained by using the value and the following equation:

$$CalibrationClock2 = \frac{Counter2value}{Counter1value} \times CalibrationClock1$$

Figure 17 shows an example of the clock calibration counter function when ILO0 and ECO are used. ILO0 and ECO must be enabled. See **Setting ILOO/ILO1** and **Setting ECO** for ECO and ILOO configuration.



Supplementary information



Example of clock calibration counter with ILO0 and ECO Figure 17

6.2.1.2 **Use case**

- Measurement clock: ILO0 clock frequency 32.768 kHz
- Reference clock: ECO clock frequency 16 MHz
- Reference clock count value: 40000ul

Configuration 6.2.1.3

Table 21 lists the parameters and Table 22 lists the functions of the configuration part of in SDL for clock calibration counter with ILO0 and ECO settings.

List of clock calibration counter with ILOO and ECO settings parameters Table 21

Parameters	Description	Value
ILO_0	Define ILO_0 setting parameter	Oul
ILO_1	Define ILO_1 setting parameter	1ul
ILONo	Define measurement clock	ILO_0
clockMeasuredInfo[].name	Measurement clock	CY_SYSCLK_MEAS_CLK_ILO0 = 1ul
clockMeasuredInfo[].measuredFr eq	Store measurement clock frequency	-
counter1	Reference clock count value	40000ul
CLK_FREQ_ECO	ECO clock frequency	16000000ul (16MHz)



Supplementary information

List of clock calibration counter with ILOO and ECO settings functions Table 22

Functions	Description	Value
GetILOClockFreq()	Get ILO 0 frequency	-
Cy_SysClk_StartClkMeasurementC ounters(clk1, count1,clk2)	Set and start calibration Clk1: Reference clock Count1: Measurement period Clk2: measurement clock	[Set the counter] clk1 = CY_SYSCLK_MEAS_CLK_ECO = 0x101ul count1 = counter1 clk2 = clockMeasuredInfo[].name
Cy_SysClk_ClkMeasurementCountersDone()	Check if the counter measurement is done	-
Cy_SysClk_ClkMeasurementCountersGetFreq (MesauredFreq, refClkFreq)	Get measurement clock frequency MesauredFreq: Stored measurement clock frequency refClkFreq: Reference clock frequency	MesauredFreq = clockMeasuredInfo[].measured Freq refClkFreq = CLK_FREQ_ECO

Sample code for initial configuration of clock calibration counter with 6.2.1.4 **ILOO and ECO settings**

There is a sample code as shown **Code Listing 35**.

General configuration of clock calibration counter with ILOO and ECO settings **Code Listing 35**

```
Define CY_SYSCLK_DIV_ROUND function
#define CY_SYSCLK_DIV_ROUND(a, b) (((a) + ((b) / 2ull)) / (b))
#define ILO_0
               0117
                           Define measurement clock (ILO0)
#define ILO 1
               1ul
#define ILONo
               ILO 0
#define CLK FREQ ECO
                               (16000000ul)
int32_t ILOFreq;
stc_clock_measure clockMeasuredInfo[] =
#if(ILONo == ILO_0)
   { .name = CY_SYSCLK_MEAS_CLK_ILOO,
                                       .measuredFreq= 0ul},
   {.name = CY_SYSCLK_MEAS_CLK_ILO1,
                                        .measuredFreq= 0ul},
#endif
};
int main(void)
                                                    (1) ECO and ILOO setting. See Setting ECO and Setting
   /* Enable interrupt */
                                                   ILO0/ILO1.
    __enable_irq();
    /* Set Clock Configuring registers
   AllClockConfiguration();
                                                              Get clock frequency. See Code Listing 36.
    * return: Frequency of ILO */
   ILOFreq = GetILOClockFreq();
    /st Please check clock output using oscilloscope after CPU reached here. st/
   for(;;);
```



Supplementary information

GetILOClockFreq() function **Code Listing 36**

```
uint32_t GetILOClockFreq(void)
                                                               Check ECO status
   uint32 t counter1 = 40000ul;
   if((SRSS->unCLK ECO STATUS.stcField.u1ECO OK == 0ul) || (SRSS->unCLK ECO STATUS.stcField.u1ECO READY == 0ul))
      while(1);
                                                Start clock measurement counter. See Code Listing 37.
   cy en sysclk status t status;
   status = Cy_SysClk_StartClkMeasurementCounters(CY_SYSCLK_MEAS_CLK
                                                                                   clockMeasuredInfo[0].name)
   CY_ASSERT(status == CY_SYSCLK_SUCCESS);
                                                                    Check the counter measurement is
   while(Cy_SysClk_ClkMeasurementCountersDone() == false); -
                                                                    done. See Code Listing 38.
   status = Cy_SysClk_ClkMeasurementCountersGetFreq(&clockMeasuredInfo[0].measuredFreq, CLK_FREQ_ECO);
   CY_ASSERT(status == CY_SYSCLK_SUCCESS);
                                                                   Get ILO frequency. See Code Listing 39.
   uint32 t Frequency = clockMeasuredInfo[0].measuredFreq;
   return (Frequency);
```

Code Listing 37 Cy_SysClk_StartClkMeasurementCounters() function

```
cy_en_sysclk_status_t Cy_SysClk_StartClkMeasurementCounters(cy_en_meas_clks_t clock1, uint32_t count1,
cy_en_meas_clks_t clock2)
    cy_en_sysclk_status_t rtnval = CY_SYSCLK_INVALID_STATE;
    if (!preventCounting /* don't start a measurement if about to enter DeepSleep
        SRSS->unCLK_CAL_CNT1.stcField.u1CAL_COUNTER_DONE != Oul/*1 = done*/)
                                                                                   (2) Setting the reference clock
                                                                                   (ECO)
    SRSS->unCLK_OUTPUT_FAST.stcField.u4FAST_SEL0 = (uint32_t)clock1;
    SRSS->unCLK OUTPUT SLOW.stcField.u4SLOW SEL1 = (uint32 t)clock2;
                                                                                       (3) Setting the
    SRSS->unCLK_OUTPUT_FAST.stcField.u4FAST_SEL1 = 7ul; /*slow_sel1 output*/;
                                                                                       measurement clock (ILO0)
    rtnval = CY SYSCLK SUCCESS;
     * Save this input parameter for use later, in other functions.
    No error checking is done on this parameter.*/
    clk1Count1 = count1;
                                                                             (4) Set count value and start counter
      Counting starts when counterl is written with a nonzero value
    SRSS->unCLK CAL CNT1.stcField.u24CAL COUNTER1 = clk1Count1;
    return (rtnval);
```

Code Listing 38 Cy_SysClk_ClkMeasurementCountersDone() function

```
STATIC INLINE bool Cy SysClk ClkMeasurementCountersDone(void)
                                                                                   (5) Check completion of
return (bool) (SRSS->unCLK_CAL_CNT1.stcField.u1CAL_COUNTER_DONE); /* 1 = done */
                                                                                   clock calibration counter
                                                                                   operation
```



Supplementary information

Cy_SysClk_ClkMeasurementCountersGetFreq() function **Code Listing 39**

```
cy_en_sysclk_status_t Cy_SysClk_ClkMeasurementCountersGetFreq(uint32_t *measuredFreq, uint32_t refClkFreq)
   if(SRSS->unCLK CAL CNT1.stcField.u1CAL_COUNTER_DONE != 1ul)
       return(CY SYSCLK INVALID STATE);
   if(clk1Count1 == 0ul)
       return(CY SYSCLK INVALID STATE);
                                                                                           Get ILO 0 count value
   volatile uint64_t counter2Value = (uint64_t)SRSS->unCLK_CAL_CNT2.stcField.u24CAL_COUNTER2;
   /* Done counting; allow entry into DeepSleep mode. */
                                                                                          (6) Get ILO 0 frequency
   clkCounting = false;
   *measuredFreq = CY_SYSCLK_DIV_ROUND(counter2Value * (uint64_t)refClkFreq, (uint64_t)clk1Count1 );
   return(CY SYSCLK SUCCESS);
```

ILOO calibration using clock calibration counter function 6.2.2

Operation overview 6.2.2.1

The ILO frequency is determined during manufacturing; however, the ILO frequency can be updated on the field to change according to the voltage and temperature conditions.

The ILO frequency trim can be updated using the ILOx_FTRIM bit of the CLK_TRIM_ILOx_CTL register. The initial value of the ILOx_FTRIM bit is 0x2C. Increasing the value of this bit by 0x01 increases the frequency by 1.5% (typical); decreasing this bit value by 0x01 decreases the frequency by 1.5% (typical). The CLK_TRIM_ILOO_CTL register is protected by WDT_CTL.ENABLE. For the specification of the WDT_CTL register, see the Watchdog timer section of the TRAVEO™ T2G architecture TRM.

Figure 18 shows an example flow of ILOO calibration using clock calibration counter and the CLK_TRIM_ILOx_CTL register.



Supplementary information




Figure 18 ILO0 calibration

6.2.2.2 Configuration

Table 23 lists the parameters and **Table 24** lists the functions of the configuration part of in SDL for ILO0 calibration using clock calibration counter settings.

Table 23 List of ILOO calibration using clock calibration counter settings parameters

Parameters	Description	Value
CY_SYSCLK_ILO_TARGET_FREQ	ILO target frequency	32768ul (32.768 KHz)
ILO_0	Define ILO_0 setting parameter	Oul
ILO_1	Define ILO_1 setting parameter	1ul
ILONo	Define measurement clock	ILO_0
iloFreq	Current ILO 0 frequency stored	-

Table 24 List of ILOO calibration using clock calibration counter settings functions

Functions	Description	Value
Cy_WDT_Disable ()	WDT disable	-
Cy_WDT_Unlock()	Unlocks the watchdog timer	-
GetILOClockFreq()	Get current ILO 0 frequency.	-



Supplementary information

Functions	Description	Value
Cy_SysClk_IloTrim	Set trim	iloFreq: iloFreq
(iloFreq, iloNo)	iloFreq: current ILO 0 frequency	iloNo: ILONo
	iloNo: Trimming ILO number	

6.2.2.3 Sample code for initial configuration of ILO0 calibration using clock calibration counter settings

There is a sample code as shown **Code Listing 40**.

Code Listing 40 General configuration of ILO 0 calibration

```
Define CY_SYSCLK_DIV_ROUND function
#define CY SYSCLK DIV ROUND(a, b) (((a) + ((b) / 2ull)) / (b))
#define CY_SYSCLK_ILO_TARGET_FREQ 32768ul
                                                          Define target ILO 0 frequency
#define ILO 0
#define ILO 1
                                       Define ILO 0 number
#define ILONo
int32_t iloFreq;
int main (void)
   /* Enable global interrupts.
   __enable_irq();
                                (1) Watchdog timer disable.
   Cy WDT Disable();
                                         (2) Get current ILO 0 frequency. See Code Listing 36.
    /* return: Frequency of ILO *
   ILOFreq = GetILOClockFreq();
                                               Watchdog timer unlock
    /* Must unlock WDT befor update Trim *
   Cy WDT Unlock();
   Trim_diff = Cy_SysClk_IloTrim(ILOFreq,ILONo);
                                                        Trimming the ILO 0. See Code Listing 41
```

Code Listing 41 Cy_SysClk_IloTrim() function

```
int32_t Cy_SysClk_IloTrim(uint32_t iloFreq, uint8_t iloNo)
    ^{\prime *} Nominal trim step size is 1.5% of "the frequency". Using the target frequency.
   const uint32_t trimStep = CY_SYSCLK_DIV_ROUND((uint32_t)CY_SYSCLK_ILO_TARGET_FREQ * 15ul, 1000ul);
   uint32_t newTrim = Oul;
                                             (3) Calculate trimming step
                                                                                        (4) Calculate diff between
   uint32_t curTrim = Oul;
                                                                                            current and target
    /* Do nothing if iloFreq is already within one trim step from the target
   uint32_t diff = (uint32_t)abs((int32_t)iloFreq - (int32_t)CY_SYSCLK_ILO_TARGET_FREQ);
   if (di\overline{f}f >= trimStep)
                                                           Check if diff is greater than trimming step.
        if(iloNo == 0u)
            curTrim = SRSS->unCLK_TRIM_ILOO_CTL.stcField.u6ILOO_FTRIM;
                                                                                     (5) Read current trimming value
        else
            curTrim = SRSS->unCLK TRIM ILO1 CTL.stcField.u6ILO1 FTRIM;
                                                    Check if current frequency is smaller than target frequency.
        if (iloFreq > CY_SYSCLK_ILO_TARGET_FREQ)
        { /* iloFreq is too high. Reduce the trim value */
   newTrim = curTrim - CY_SYSCLK_DIV_ROUND(iloFreq - CY_SYSCLK_ILO_TARGET_FREQ, trimStep);
                                                                                                             (6)
                                                                                                             Calculate
        { /* iloFreq too low. Increase the trim value. */
                                                                                                             new trim
            newTrim = curTrim + CY_SYSCLK_DIV_ROUND(CY_SYSCLK_ILO_TARGET_FREQ - iloFreq, trimStep);
                                                                                                             value.
```



Supplementary information

Code Listing 41 Cy_SysClk_IloTrim() function



Glossary

Glossary 7

Terms	Description	
FPU	Floating point unit	
RTC	Real time clock	
IMO	Internal main oscillator	
ILO	Internal low-speed oscillators	
ECO	External crystal oscillator	
WCO	Watch crystal oscillator	
EXT_CLK	External clock	
PLL	Phase Locked Loop	
FLL	Frequency Locked Loop	
CLK_HF	High frequency clock. The CLK_HF derive both CLK_FAST and CLK_SLOW. CLK_HF, CLK_FAST, and CLK_SLOW are synchronous to each other.	
CLK_FAST	Fast clock. The CLK_FAST is used for the CM4 and CPUSS Fast infrastructure.	
CLK_SLOW	Slow clock. The CLK_FAST is used for the CM4 and CPUSS slow infrastructure.	
CLK_PERI	Peripheral clock. The CLK_PERI is the clock source for CLK_SLOW, CLK_GR, and peripheral clock divider.	
CLK_GR	Group clock. The CLK_GR is the clock input to peripheral functions.	
Peripheral clock divider	Peripheral clock divider derives a clock to use of each peripheral function.	
MCWDT	Multi-counter watchdog timer. See Watchdog timer chapter of TRAVEO™ T2G architecture TRM for details.	
TCPWM	Timer, counter, and pulse width modulator. See the Timer, counter, and PWM chapter of TRAVEO™ T2G architecture TRM for details.	
CAN FD	CAN FD is the CAN with Flexible Data rate, and CAN is the Controller Area Network. See the "CAN FD controller" chapter of TRAVEO™ T2G architecture TRM for details.	
LIN	Local Interconnect Network. See the Local Interconnect Network (LIN) chapter in TRAVEO™ T2G architecture TRM for details.	
SCB	Serial communications block. See the Serial communications block (SCB) chapter in TRAVEO™ T2G architecture TRM for details.	
SAR ADC	Successive approximation register analog-to-digital converter. See the SAR ADC chapter in TRAVEO™ T2G architecture TRM for details.	
Clock calibration counter	Clock calibration counter has a function to calibrate the clock using two clocks.	



Related documents

Related documents 8

- Device datasheet
 - CYT2B7 datasheet 32-Bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
 - CYT2B9 datasheet 32-Bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
- Body controller entry family
 - TRAVEO™ T2G automotive body controller entry family architecture technical reference manual
 - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B7
 - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B9
- User guide
 - Setting ECO parameters in TRAVEO™ T2G family user guide



Other references

Other references 9

A sample driver library (SDL) including startup as sample software to access various peripherals is provided. SDL also serves as a reference to customers for drivers that are not covered by the official AUTOSAR products. The SDL cannot be used for production purposes because it does not qualify to automotive standards. The code snippets in this application note are part of the SDL. Contact **Technical Support** to obtain the SDL.



Revision history

Revision history

Document version	Date of release	Description of changes	
**	2019-04-17	New application note.	
*A	2020-12-03	Added flowchart and example codes	
*B	2021-12-02	Corrected "Section 2.2. Clock Resources" and "Section 3.4. Setting ILO0/ILO1"	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-12-02 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Go to www.cypress.com/support

Document reference 002-20208 Rev. *B

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contair dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.