

### **About this document**

#### **Scope and purpose**

This application note describes the procedure to handle the Serial Memory Interface (SMIF) for TRAVEO™ T2G family MCU.

### **Associated part family**

TRAVEO™ T2G family

#### **Intended audience**

This document is intended for users who use the SMIF of the TRAVEO™ T2G family.



### **Table of contents**

# **Table of contents**

Abou	ıt this document	1
Table	e of contents	2
1	Introduction	3
2	General description	4
2.1	Features	4
2.2	Block diagram	5
2.3	Commands for TX command FIFO	6
2.4	Data capture scheme	8
2.4.1	Output/feedback clock-based capture	8
2.4.2	Internal clock-based capture	9
2.4.3	RWDS-based capture	9
2.4.4	Delay line and data learning pattern (DLP)-based capture	9
3	Example of dual-quad SPI DDR mode	10
3.1	Connecting memory devices	10
3.2	Using S25FL256 device in dual-quad mode	10
3.3	Initialization	12
3.3.1	Initialization for SMIF	14
3.3.2	Reset for QUAD	15
3.3.3	Register reading for QUAD	17
3.3.4	Register setting for QUAD	19
3.4	Erase	20
3.5	Write transfer in MMIO mode	20
3.6	Read transfer in XIP mode	22
3.7	Data learning pattern	24
3.7.1	Setting of DLP	24
3.7.2	DLP calibration	24
4	Hardware configuration	27
4.1	Using S25FL256 device in dual-quad configuration	
4.2	Using HYPERFLASH™ and HYPERRAM™ configuration	28
5	Glossary	29
Refe	rences	30
Revis	sion history	31
Discl	aimer	32



#### Introduction

## 1 Introduction

This application note describes how to provide a low pin count connection to off-chip SPI devices for TRAVEO™ T2G family MCUs. The SMIF is a master. This application note uses SPI Flash Memory S25FL256S as an example and describes use cases for single data rate (SDR) and dual data rate (DDR) in the dual-quad SPI mode. See the architecture reference manual for details of single/dual/quad/octal SPI protocols. See the device-specific datasheet to see if SMIF function is supported.

To know more about the terminology used in this application note, see Glossary.



#### **General description**

# 2 General description

#### 2.1 Features

The following are the features of SMIF:

- SPI or HYPERBUS™ master functionality
- HYPERBUS™ protocol
  - HYPERFLASH™
  - HYPERRAM™
- SPI protocol
  - SPI mode 0 only, with configurable MISO sampling timing
  - Supports single, dual, quad, and octal SPI
  - Supports dual-quad SPI mode
  - Supports single data rate (SDR) and dual data rate (DDR) transfers
- Memory device
  - Supports overall device capacity in the range of 64 KB to 4 GB in power of two multiples
  - Supports configurable external device capacities
  - Supports two external memory devices
- Memory mapped I/O (MMIO) operation mode
- eXecute-In-Place (XIP) mode
  - XIP operation mode for both read and write accesses
  - XIP mode supports on-the-fly encryption and decryption
  - XIP operation mode via AHB interface for Arm® Cortex®-M0 and AXI interface for Cortex® M7 core
  - Supports up to four outstanding transactions
- Memory interface logic
  - Supports stalling of SPI and HYPERBUS™ transfers to address back pressure on FIFOs
  - Supports an asynchronous SPI/HYPERBUS™ transmit and receive interface clock
  - Supports read-write-data-strobe (RWDS)
  - Supports multiple interface receive clocks
  - Supports flexible external SPI memory devices data signal connections
  - Independent SPI interface transmitter clock from PLL/FLL
  - SPI interface logic supports flexible external memory devices data signal connections

Note: CYT6BJ supports the SPI (SDR/DDR) modes with only one external memory



### **General description**

### 2.2 Block diagram

SMIF allows a low pin count connection to external devices. Figure 1 gives a high-level SMIF overview of CYT4B series.

The bottom part of Figure 1 shows the SPI interface signal connections to the I/O subsystem (IOSS). The section of Figure 1 highlighted in yellow shows the AXI slave interface and the AHB-Lite slave interface. The XIP AHB-Lite interface has a dedicated cache. AHB-Lite transfers to the XIP address space either access the cache or are translated on-the-fly into SPI transfers to the external device. SMIF supports an address space located at TRAVEO™ T2G address 0x6000:0000. The location of the external devices in the XIP address space is programmable.

For dual-quad SPI mode, it is required to program the same MMIO device register values for the two external devices that are connected in parallel to the SMIF I/O signal interface.

AHB-Lite transfers to the MMIO address space by accessing the MMIO registers. The MMIO registers include registers to access the FIFOs. Whereas the XIP address space supports highly efficient read and write access to external devices (through on-the-fly translation of AHB-Lite transfers into SPI transfers), the MMIO address space provides flexibility in the construction of SPI transfers.

The SMIF has two TX FIFOs and one RX FIFO. These FIFOs provide an asynchronous clock domain transfer between CLK\_mem logic and CLK\_if\_tx/CLK\_if\_rx memory interface logic. The memory interface logic is completely controlled through the TX and RX FIFOs. Additionally, SMIF has an RX data MMIO FIFO which is used only in MMIO mode and is logically an extension of the RX data FIFO enabling easy-to-use RX data handling in software.

The SMIF has a single interrupt line.

In XIP mode, a cryptography component supports on-the-fly encryption for write data and on-the-fly decryption for read data. The use of on-the-fly cryptography is determined by a device's CRYPTO\_EN bit field in the MMIO CTL register. In MMIO mode, the cryptography component is accessible through an MMIO register interface to support offline encryption and decryption.



#### **General description**




Figure 1 CYT4B series high-level block diagram

For the interrupt architecture of other series, see the architecture reference manual.

#### 2.3 Commands for TX command FIFO

In this application note, various commands are used. The following FIFOs are used to transmit and receive contents of these commands in SMIF:

- TX command FIFO: Transmits the commands for QUAD SPI and HYPERBUS™ to the memory interface logic. The FIFO consists of eight 27-bit entries. Each entry holds a command. The FIFO is controlled by SMIF\_TX\_CMD\_FIFO\_WR.DATA27[26:0] register. DATA27[26:24] specifies the command and DATA [23:0] sets the command specification depending on command type
- TX data FIFO: Transmits write data to the memory interface logic
- RX data FIFO: Receives read data from the memory interface logic



### **General description**

The sequence for commands of QUAD SPI is classified by phase. For the phase, it is for 1 byte of instruction, 4 bytes of address, 1 byte of mode, dummy of cycle decided in QUAD memory, and reception data. A command in TX command FIFO specifies a phase of the sequence. Table 1 explains five types of commands that TX command FIFO supports. See the architecture reference manual and registers reference manual for details of five type commands.

Table 1 Five types of commands for TX command FIFO

Command	DATA27[26:24]	Specification
TX	0	This command specifies phase, such as Instruction, Address, and Mode for commands of QUAD SPI.
TX_COUNT	1	This command is used when data is transmitted from TX data FIFO to external memories. This command specifies the number of memory data units to be transmitted.
RX_COUNT	2	This command is used when data is received from external memories to RX data FIFO. This command specifies the number of memory data units to be received.
DUMMY_COUNT	3	This command specifies the number of dummy cycles.
DESELECT	4	This command causes the memory interface transmit logic to finish a transfer and deselect the memory device.

Figure 2 explains how to use TX command FIFO for the read command of QUAD SPI.




Figure 2 Constructing a read command of QUAD SPI

TX command FIFO setting of read command of QUAD SPI is explained below:

- A) Set entries to the TX command FIFO in the order Instruction, Address, and Mode using the "TX" command.
- B) Set dummy cycle to the TX command FIFO using the "DUMMY\_COUNT" command.
- C) Set number of reception data to TX command FIFO using the "RX\_COUNT" command.



### **General description**

D) RX data FIFO receives the number of data set.

Figure 3 explains how to use TX command FIFO for the program command of QUAD SPI.




Figure 3 Constructing a program command of QUAD SPI

TX command FIFO setting of program command of QUAD SPI is explained below:

- A) Set entries to the TX command FIFO in the order Instruction and Address using the "TX" command.
- B) Set the number of transmission data to TX command FIFO using the "TX\_COUNT" command.
- C) SMIF transmits the number of data set from the TX data FIFO.

Table 6 lists the details of the TX command FIFO entry for Quad Page Program (4QPP 34h).

### 2.4 Data capture scheme

SMIF supports the following data captures:

- Output/feedback clock-based capture
- Internal clock-based capture
- RWDS-based capture
- Delay line and data learning pattern-based capture

The following is an overview of each capture scheme. See the architecture reference manual for more details.

# 2.4.1 Output/feedback clock-based capture

This capture scheme captures data with the SMIF output or output feedback clock for SDR and DDR timing. It uses the memory output clock (spihb\_clk\_out), the inverted memory output clock, the memory output feedback clock (spihb\_clk\_in), or the inverted memory output feedback clock as the capture clock. This scheme has the delay line for delaying the output or feedback to adjust the sample time with a finer granularity. The clock can be selected by CLOCK\_IF\_RX\_SEL[3:0] in the SMIFx\_CTL register.



#### **General description**

The output clock can be selected only in CYT6B, CYT4B and CYT3B series.

### 2.4.2 Internal clock-based capture

This capture scheme uses the interface clock (clk\_if) or the inverted interface clock as capture clock. This scheme is always available in the source of the capture clock in the internal clock compared to the output/feedback clock-based capture scheme. The clock can be selected by CLOCK\_IF\_RX\_SEL[3:0] in the SMIFx\_CTL register.

### 2.4.3 RWDS-based capture

In this capture scheme, the RWDS signal is used as a clock to capture the input data. It has the delay line for delaying the output or feedback to adjust the sample time with a finer granularity. The clock can be selected by CLOCK\_IF\_RX\_SEL[3:0] in the SMIFx\_CTL register.

### 2.4.4 Delay line and data learning pattern (DLP)-based capture

This capture scheme uses the internal clock (clk\_if or inverted clk\_if) as a clock to capture the input data. This capture scheme provides a delay line to adjust the capture timing precisely.

The selection of the delay line tap can be done by software or automatically in hardware via data learning. The data learning scheme finds the best delay line tap in hardware for each data input line by comparing the captured data learning pattern with the expected one. The input data is received after the data learning pattern.

In this scheme, the software should initiate a memory read transaction in MMIO mode.




Figure 4 DLP output image

The memory device provides a known data pattern (the data learning pattern) on every data I/O pin within the read latency cycles before the requested read data is provided.

This scheme is not supported in CYT6B, CYT4B and CYT3B series.



#### **Example of dual-quad SPI DDR mode**

# 3 Example of dual-quad SPI DDR mode

This section explains the application to write data (SDR) and read data (DDR). Cryptography with the MMIO mode is used to write data. XIP mode is used to read data. Dual-quad SPI mode is also discussed for the connection method of the application.

### 3.1 Connecting memory devices

In this diagram, the dual-quad SPI mode is used as an example of SPI. Figure 5 illustrates memory devices 0 and 1; both are quad SPI memories. Each device uses dedicated data signal connections. The devices' address regions in the TRAVEO™ T2G address space are the same to ensure that the activation of SPIHB\_SEL0 and SPIHB\_SEL1 are the same. This is known as a dual-quad configuration: during SPI read and write transfers, each device provides a nibble of a byte.




Figure 5 Dual-quad configuration

# 3.2 Using S25FL256 device in dual-quad mode

In this use case, erase, write (SDR), and read (DDR) are checked with QUAD SPI flash memory S25FL256S. Figure 6 shows the flow of commands in the memory. This flow writes 16 bytes of data into the devices using dual-quad SPI mode in MMIO mode with cryptography. The 16 bytes of data being written is random data. In the case of read, this flow sets the mode in the devices for quad I/O read (4QIOR ECh) with MMIO mode and read transfer with decrypting on the fly in XIP mode. All commands of QUAD in Figure 6 are dual-quad mode.



#### **Example of dual-quad SPI DDR mode**




Figure 6 Example of software flowchart using the commands of QUAD

The example of software flowchart is explained below.

- (0) Dual-quad SPI mode is set for the example.
- (1) Initializes for SMIF and the devices of dual-quad. See 3.3 Initialization. From here to (4) is part of the erase operation using 4SE command of QUAD.
- (2) Transmits the WREN command for 4SE command. See 3.4 Erase.
- (3) Transmits the 4SE command to set all bits in the addressed sector to 1. See Table 5.
- (4) Waits for devices to be ready. See Figure 9. From here to (12) is part of the program operation using 4QPP command of QUAD.
- (5) Sets cryptography setting for MMIO. See Figure 13.
- (6) Transmits the WREN command for 4QPP command.



#### **Example of dual-quad SPI DDR mode**

(7) Transmits the 4QPP command to program. See Table 6. Address of a sector of each Quad device used in the example: 0x01240000 Size: 16 bytes

- (8) Initializes offset address of FOR LOOP.
- (9) Checks quantity of encrypted data with offset address. If Offset address of QUAD <16, go to (10). Otherwise, go to (13).
- (10) Waits until the SMIF\_TX\_DATA\_FIFO\_STATUS.USED4 bits are greater than or equal to 5.
- (11) Sets SMIF\_TX\_DATA\_FIFO\_WR4 to encrypted data.
- (12) Adds 4 to offset address and go to (9).
- (13) Waits for devices to be ready.
- (14) Sets XIP setting and cryptography setting for XIP. See 3.6 Read transfer in XIP mode.
- (15) Transmits the 4QIOR command to set quad I/O high performance read mode.
- (16) Sets SMIF\_CTL.XIP\_MODE to '1' (XIP mode).
- (17) The memory remains in quad I/O high performance read mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the instruction. After this, the hardware automatically generates memory read transfers for AHB-Lite or AXI read transfers.

### 3.3 Initialization

In this, SMIF and the devices are initialized as indicated by (1) in Figure 6. Figure 7 illustrates the flow of initialization. In the flowchart, SMIF is initialized and reset is sent to devices for dual-quad.

The configuration registers of devices are confirmed by RDCR (Read Configuration Register) command as (5) and (6) in Figure 7. If the four-bit wide Quad I/O is not set in the devices, QUAD bit will be set as '1'.

Commands of QUAD without device specification (for example: (2)) are dual-quad mode. When multiple bits are set for "Device select" bits of "SMIF\_TX\_CMD\_FIFO\_WR", for example, 0x3 (Table 2, Table 5), the command is in dual-quad mode. Commands of QUAD with device specification (for example, (5)) are quad mode. When only one bit is set for "Device select", for example, 0x1 or 0x2 (Table 3, Table 4), the command is in quad mode.



#### **Example of dual-quad SPI DDR mode**




Figure 7 Software flowchart for initialization

The software flow for initialization is explained below.

- (0) Set initialization for SMIF and the devices of dual-quad.
- (1) Initialize SMIF to send a command of QUAD. See 3.3.1 Initialization for SMIF.
- (2) Transmits the WREN command to allow WRR command to execute afterwards. See Table 2.
- (3) Transmits the RESET command to reset the memory to await any new command. See Table 2.
- (4) Wait for the devices to be ready. See Figure 9.
- (5) Transmits the RDCR (read configuration register) command to check the QUAD bit in device0. See Table 3.
- (6) Transmits the RDCR (read configuration register) command to check the QUAD bit in device1.
- (7) Transmits the RDSR1 (read status register-1) command to check the BP bits in device0. See Table 3.
- (8) Transmits the RDSR1 (read status register-1) command to check the BP bits in device1.



#### **Example of dual-quad SPI DDR mode**

- (9) When the QUAD bit is set to 1, this bit switches the data width of the device to 4 bits Quad mode. If both QUAD bit are not '1', go to (10). If both QUAD bit are '1', go to (14).
- (10) Transmits the WREN command to allow WRR command to execute afterwards. See Table 2.
- (11) Transmits the WRR command to set the QUAD bit and LC bits in device0. See Table 4.
- (12) Transmits the WRR command to set the QUAD bit and LC bits in device1.
- (13) Waits for devices to be ready.
- (14) Initialization of SMIF and devices of dual-quad is completed.

#### 3.3.1 Initialization for SMIF

SMIF is set for initialization as indicated by (1) in Figure 7.

Devices 0 and 1 are used to implement dual-quad SPI mode. In the SMIF0\_DEVICE chapter of the registers reference manual, devices 0 and 1 are defined as SMIF0\_DEVICE0 and SMIF0\_DEVICE1. SMIF0\_DEVICE0 and SMIF0\_DEVICE1 have a SMIF\_DEVICE\_CTL register each. In this application note, registers are shown as SMIF\_DEVICE0\_CTL and SMIF\_DEVICE1\_CTL. If both SMIF0\_DEVICE0 and SMIF0\_DEVICE1 are set, the register is shown like SMIF\_DEVICEx\_CTL. The following is the setting procedure:

- 1. Clocking system setting. [1]
- 2. Port setting.
- 3. Initialize the SMIF block as a communication block.
  - Set SMIF\_INTR\_MASK.TR\_TX\_REQ to '0' (Disabled: Configure the initial interrupt mask)
  - Set SMIF\_INTR\_MASK.TR\_RX\_REQ to '0' (Disabled: Configure the initial interrupt mask)
  - Set SMIF\_CTL.CLOCK\_IF\_TX\_SEL to '1' (DDR)
  - Set SMIF\_CTL.CLOCK\_IF\_RX\_SEL to '1' (SMIF output inverted clock for DDR or SDR capturing)
  - Set SMIF\_CTL.DELAY\_TAP\_ENABLED to '0' (Registers DELAY\_TAP\_SEL or INT\_CLOCK\_DELAY\_TAP\_SEL0/1 are not used)
  - Set SMIF\_CTL.INT\_CLOCK\_DL\_ENABLED to '1' (Enabled: The delay line tap selections are modified by HW based on the data learning pattern)
  - Set SMIF\_CTL.XIP\_MODE to '0' (MMIO mode)
- 4. Setting for SMIF Device 0/1.
  - Set SMIF\_DEVICEO\_CTL.DATA\_SEL to '0' (spi\_data[0] = IO0, spi\_data[1] = IO1, ..., spi\_data[7] = IO7.
  - This value is allowed for single, dual, quad, dual quad and octal SPI modes. This value must be used for the first device in dual quad SPI mode.)
  - Set SMIF\_DEVICEO\_CTL.WR\_EN to '1' (Write transfers are allowed to this device.)
  - Set SMIF\_DEVICE1\_CTL.DATA\_SEL to '2' (spi\_data[4] = IO0, spi\_data[5] = IO1, ..., spi\_data[7] = IO3.
     This value is only allowed for single, dual, quad, and dual quad SPI modes. In dual quad SPI mode, this value must be used for the second device.)
  - Set SMIF\_DEVICE1\_CTL.WR\_EN to '1' (Write transfers are allowed to this device.)
- 5. Enable SMIF.
  - Set SMIF\_CTL.ENABLED to '1' (Enabled)
  - Read SMIF\_CTL (Read the register to flush the buffer)

<sup>&</sup>lt;sup>1</sup> See the related chapter of the architecture TRM for details for setting.



#### **Example of dual-quad SPI DDR mode**

### 3.3.2 Reset for QUAD

RESET command is sent to reset devices for dual-quad as indicated by (3) in Figure 7. Before sending the RESET command, it is necessary to send the WREN command of QUAD. After sending the WREN command, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations. RESET and WREN are stand-alone instruction commands that consist of only instruction as shown in Figure 8. See the datasheet of S25FL256S for details of the WRR command.




Figure 8 Stand-alone instruction command

Table 2 explains the TX command FIFO entry for stand-alone instruction command. Both spi\_select[0] and spi\_select[1] are selected because of dual quad SPI mode.

Table 2 SMIF\_TX\_CMD\_FIFO\_WR setting for standalone instruction command

bits Entry	26:24 Command	23 Devi	22 ce Sel	21 ect	20	19 Last TX		17:16 Width of the data transfer	15:18 [2]	7:0 Transmitted Byte	SMIF_TX_CMD_ FIFO_WR
1	0 (Instruction)	3				1	0	0	0	8-bit instruction	0x038_00xx

In case of RESET command, set the 8-bit instruction to '0xF0'. In case of WREN command, set the 8-bit instruction specified in Table 2 to '0x01'.

Step (4) in Figure 7 checks the WIP bit in devices to confirm the completion of the RESET command.

Figure 9 illustrates the flow of "Wait for Devices to be Ready".

<sup>&</sup>lt;sup>2</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = '3' and DATA[18] = '1'.



#### **Example of dual-quad SPI DDR mode**




Figure 9 Software flowchart for wait for devices to be ready

The software flow for Wait for Devices to be Ready is explained below.

- (0) Start of flowchart for "Wait for Devices to be Ready".
- (1) Transmits the RDSR1 (Read Status Register-1) command to check the WIP bit in device0. See Table 3.
- (2) When the WIP bit is set to 1, the device is busy. If WIP bit is not '0', go to (1). If WIP bit is '0', go to (3).
- (3) Transmits the RDSR1 (Read Status Register-1) command to check the WIP bit in device1.
- (4) When the WIP bit is set to 1, the device is busy. If WIP bit is not '0', go to (3). If WIP bit is '0', go to (5).
- (5) End of flowchart for "Wait for Devices to be Ready".



#### **Example of dual-quad SPI DDR mode**

#### **Register reading for QUAD** 3.3.3

The "Read register of QUAD" function is used in both Figure 7 and Figure 9. This function gets the value of the register of QUAD set with an argument. Figure 10 is flow chart for "Read register of QUAD".





Figure 10 Software flowchart to read register of QUAD

- (0) Read the register of QUAD. The two arguments include Device and Command.
- (1) Transmits the Command argument to the set device.
- (2) Waits until the SMIF\_RX\_DATA\_MMIO\_FIFO\_STATUS.USED4 bits are greater than or equal to 1.
- (3) End. When it is necessary to read only 1 byte from FIFO, check SMIF\_RX\_DATA\_MMIO\_FIFO\_RD1 register.

RDCR and RDSR1 commands are read register command sequences as shown in Figure 11.



Read register command sequence Figure 11



### **Example of dual-quad SPI DDR mode**

Table 3 explains TX command FIFO entry for read register command sequence. In this application note, SMIF\_TX\_CMD\_FIFO\_WR setting of spi\_select[0] and spi\_select[1] are set separately for reading the register of QUAD flash.

Table 3 SMIF\_TX\_CMD\_FIFO\_WR setting for read register command sequence

bits	26:24	23	22	21	20	19	18	17:16	15:18	7:0	SMIF_TX_CMD_
Entry	Command	Device select					SDR/ DDR	Width of the data transfer	[3]	Transmitted byte	FIFO_WR
For de	vice 0										•
1	0 (Instruction)	1 (sp	oi_sele	ect_ou	t[0])	0	0	0	0	8-bit instruction	0x010_00xx
2	2 (RX_COUNT)	1				1	0	0	0x0000 (received memory data units [4])		0x218_0000
For de	vice 1										•
1	0 (Instruction)	2 (sp	oi_sele	ect_out	t[1])	0	0	0	0	8-bit instruction	0x020_00xx
2	2 (RX_COUNT)	2				1	0	0	0x0000 (receiv data ui	ed memory	0x228_0000

In case of RDCR command, set the 8-bit instruction to '0x35'. In case of RDSR1 command, set the 8-bit instruction to '0x05'.

<sup>&</sup>lt;sup>3</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, that is, when DATA[17:16] = '3' and DATA[18] = '1'.

<sup>&</sup>lt;sup>4</sup> In case of "RX\_COUNT" command, DATA[15:0] specifies the number of received memory data units (minus 1); '0': 1 unit, '1': 2 units. For SPI (except octal SPI with DDR) one memory data unit is a byte, for octal SPI with DDR one memory data unit is a 2-byte word. The number of used RX data FIFO entries (in RX\_DATA\_FIFO\_STATUS) is equal to the number of memory data units to be received \* 8/data width (1, 2, 4, 8). The number of used RX data MMIO FIFO entries (in RX\_DATA\_MMIO\_FIFO\_STATUS) is equal to the number of bytes.



### **Example of dual-quad SPI DDR mode**

## 3.3.4 Register setting for QUAD

Steps (10) to (13) in Figure 7 set the register of QUAD. A WRR command is sent to set the register of devices as indicated by (11) and (12) in Figure 7. Before sending the WRR command, it is necessary to send the WREN command of QUAD like the RESET command.

Table 4 explains the TX command FIFO entry for the WRR command. In this application note, SMIF\_TX\_CMD\_FIFO\_WR Setting of spi\_select[0] and spi\_select[1] are set separately for the WRR command. Figure 9 checks the WIP bit in devices to confirm the completion of the WRR command.

Table 4 SMIF\_TX\_CMD\_FIFO\_WR setting for write registers (WRR 01h)

bits	26:24	23	22	21	20	19	18	17:16	15:18	7:0	SMIF_TX_CMD
Entry	Command	Device select					SDR/ DDR	Width of the data transfer		Transmitted byte	FIFO_WR
For dev	vice 0									•	
1	0 (Instruction)	1 (sp	i_sele	ct_out	:[0])	0	0	0	0	0x01	0x010_0001
2	0 (Input Data)	1				0	0	0	Set BP bits = 0 in status register 1 [6]		0x010_00xx
3	0 (Input Data)	1				1	0	0	LC bits	AD bit = 1 = 1 in ıration register	0x018_00xx
For dev	vice 1	I					<u> </u>	-1			
1	0 (Instruction)	2 (sp	i_sele	ct_out	:[1])	0	0	0	0	0x01	0x020_0001
2	0 (Input Data)	2			0	0	0	Set BP bits = 0 in Status Register 1 [6]		0x020_00xx	
3	0 (Input Data)	2				1	0	0	LC bits	AD bit = 1 = 1 in Iration register	0x028_00xx

<sup>&</sup>lt;sup>5</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = '3' and DATA[18] = '1'.

<sup>&</sup>lt;sup>6</sup> As shown in Table 3, obtain the register value of each QUAD in advance. Then, set the necessary bit for the register value.



### **Example of dual-quad SPI DDR mode**

### 3.4 Erase

Steps (2) to (4) in Figure 6 indicate the erase operation for QUAD. A 4SE command is sent to erase the sector of devices as indicated by (3) in Figure 6. Before sending the 4SE command, it is necessary to send the WREN command of QUAD.

Table 5 explains the TX command FIFO entry for 4SE command.

Table 5 SMIF\_TX\_CMD\_FIFO\_WR setting for sector erase (4SE DCh)

bits	26:24	23	22	21	20	19	18	17:16	15:18	7:0	SMIF_TX_CMD_
Entry	Command	Dev	ice sel	ect		Last TX	SDR/ DDR	Width of the data transfer	[7]	Transmitted byte	FIFO_WR
1	0 (Instruction)	3				0	0	0	0	0xDC	0x030_00DC
2	0 (Address)	3				0	0	0	0	0x01	0x030_0001
3	0 (Address)	3				0	0	0	0	0x24	0x030_0024
4	0 (Address)	3				0	0	0	0	0x00	0x030_0000
5	0 (Address)	3				1	0	0	0	0x00	0x030_0000

Figure 8 checks the WIP bit in devices to confirm the completion of the 4SE command.

### 3.5 Write transfer in MMIO mode

Steps (5) to (13) in Figure 6 programs the QUAD. MMIO mode is used in steps (5) to (13). Before sending the commands of QUAD, it is necessary to set cryptography.

In XIP mode, a cryptography component supports on-the-fly encryption for write data and on-the-fly decryption for read data. The use of on-the-fly cryptography is determined by a device's SMIF\_DEVICEx\_CTL.CRYPTO\_EN. Figure 12 illustrates the complete XIP mode functionality.




Figure 12 Cryptography in XIP mode

<sup>&</sup>lt;sup>7</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = '3' and DATA[18] = '1'.



#### **Example of dual-quad SPI DDR mode**

In MMIO mode, the cryptography component is accessible through an MMIO register interface to support offline encryption and decryption. In this example, before programming using 4QPP command in the memory, encryption is set for program data with MMIO mode as indicated by (5) in Figure 6.

Figure 13 shows the encryption for program data with MMIO mode. In cryptography of XIP mode, the flow is realized by hardware.




Figure 13 Example of software flowchart of encryption for program data with MMIO mode

The example of software flow is explained below:

- (0) Encryption with MMIO mode is set for the example.
- (1) Set SMIF\_CRYPTO\_INPUT0~3 to a plaintext PT[127:0] (The plaintext PT[127:0] is the input to the AES-128 forward block cipher.) SMIF\_CRYPTO\_INPUT0[0:3], SMIF\_CRYPTO\_INPUT1[0:31], SMIF\_CRYPTO\_INPUT3[0:31] are static value. It means they correspond to "nonce".
- SMIF\_CRYPTO\_INPUT0[4:31] is set dynamically according to read/write address. This corresponds to counter. So, this is like a CTR mode of block cipher. The nonce in the cryptographic context is an arbitrary number that is usually only used once for a cryptographic operation.
- (2) Set SMIF\_CRYPTO\_KEY0~3 to a secret key KEY[127:0] (The key KEY[127:0] is the key of the AES-128 forward block cipher.).
- (3) Set SMIF\_CRYPTO\_INPUT0 to the following value. Value = ((0x6000\_0000 + 0x0124\_0000 x 2) & 0xFFFF\_FFF0) + (SMIF\_CRYPTO\_INPUT0 & 0x0000\_000F) Start address range of SMIF in address map for Cortex®-M7 and Cortex®-M0+: 0x6000\_0000 Address of a sector of each Quad device used in the example: 0x0124\_0000.
- (4) Set SMIF\_CRYPTO\_CMD.START to '1' (SW sets this field to '1' to start an AES-128 forward block cipher operation. Hardware sets this field to '0' to indicate that the operation has completed.).
- (5) Check until SMIF\_CRYPTO\_CMD.START bit is set to '0'.



### **Example of dual-quad SPI DDR mode**

(6) Set Program data as below:

Program data = (Input data) XOR (SMIF\_CRYPTO\_OUTPUT0~3).

(7) End of encryption with MMIO mode is set for the example.

4QPP command is sent to program for devices as (7) in Figure 6. Before sending it, it is necessary to send WREN command of QUAD. Table 6 explains the TX command FIFO entry for Quad Page Program (4QPP 34h). Figure 9 checks the WIP bit in devices to confirm the completion of the 4QPP command completion.

Table 6 SMIF\_TX\_CMD\_FIFO\_WR setting for quad page program (4QPP 34h)

bits	26:24	23	22	21	20	19	18	17:16	15:18	7:0	SMIF_TX_CMD_
Entry	Command	Devi	ce sele	ct	·	Last TX	SDR/ DDR	Width of the data transfer	[8]	Transmitted byte	FIFO_WR
1	0 (Instruction)	3				0	0	0	0	0x34	0x030_0034
2	0 (Address)	3				0	0	0	0	0x01	0x030_0001
3	0 (Address)	3				0	0	0	0	0x24	0x030_0024
4	0 (Address)	3				0	0	0	0	0x00	0x030_0000
5	0 (Address)	3				0	0	0	0	0x00	0x030_0000
6	1 (TX_COUNT)	3				1	0	3	0x000F (transn data ur	nitted memory	0x030_0000

### 3.6 Read transfer in XIP mode

The SMIF in XIP mode automatically (without software intervention) generates memory transfers by accessing the TX FIFOs and RX FIFO. It generates memory read/write transfers for AHB-Lite or AXI read/write transfers.

This is done in the XIP block which:

- Translates read or write transfer requests from the AHB-Lite or AXI interfaces to commands in the TX command FIFO
- Sends and receives data to and from the TX/RX data FIFOs

In this example, Quad I/O High Performance Read Mode, a function of QUAD flash, is used. In case of dual-quad configuration as indicated by (14) in Figure 6, the setting is different between device0 connected to spi\_data[3:0] and device1 connected to spi\_data[7:4] and both device0 and device1 must set each register. The setting by XIP mode explained below:

- 1. Set SMIF\_DEVICEO\_CTL.DATA\_SEL to '0' (spi\_data[0] = IO0, spi\_data[1] = IO1, ..., spi\_data[7] = IO7.) Set SMIF\_DEVICE1\_CTL.DATA\_SEL to '2' (spi\_data[4] = IO0, spi\_data[5] = IO1, ..., spi\_data[7] = IO3.)
- 2. Set SMIF\_DEVICEx\_CTL.WR\_EN to '1' (Write transfers are allowed to this device)
- 3. Set SMIF\_DEVICEx\_CTL.CRYPTO\_EN to '1' (Cryptography on read/write accesses is enabled)

<sup>&</sup>lt;sup>8</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = '3' and DATA[18] = '1'.

<sup>&</sup>lt;sup>9</sup> In case of "TX\_COUNT" command, DATA[15:0] specifies the number of transmitted memory data units (minus 1); '0': 1 unit, '1': 2 units. For SPI (except octal SPI with DDR) one memory data unit is a byte, for octal SPI with DDR and HYPERBUS™ one memory data unit is a 2-byte word. The number of used TX data FIFO entries (in TX\_DATA\_FIFO\_STATUS) is equal to the number of memory data units to be transmitted.



#### **Example of dual-quad SPI DDR mode**

- 4. Set SMIF\_DEVICEx\_CTL.MERGE\_TIMEOUT to '0' Set SMIF\_DEVICEx\_CTL.MERGE\_EN to '1'
- 5. Set SMIF\_DEVICEx\_CTL.TOTAL\_TIMEOUT to '1000' Set SMIF\_DEVICEx\_CTL.TOTAL\_TIMEOUT\_EN to '1'
- 6. Set SMIF\_DEVICEx\_ADDR to '0x6000\_0000' (Specifies the base address of the device region)
- 7. Set SMIF\_DEVICEx\_MASK to '0xFC00\_0000' (Specifies the size of the device region. 32 Mbytes 2 devices)
- 8. Set SMIF\_DEVICEx\_ADDR\_CTL.SIZE2 to '3' (Specifies the size of the XIP device address in bytes:'3': 4 byte address. ReadCmd: 4QOR, WriteCmd: 4QPP)
- 9. Set SMIF\_DEVICEx\_ADDR\_CTL.DIV2 to '1' ('1': Divide by 2)
- 10. From here to 16 sets the read for XIP mode.
  - Set SMIF\_DEVICEx\_RD\_CMD\_CTL.CODE to '0x00' (Command byte code. It is setting-free for Continuous Transfer)
  - Set SMIF\_DEVICEx\_RD\_CMD\_CTL.DDR\_MODE to '0' (Mode of transfer rate: '0': SDR mode)
  - Set SMIF\_DEVICEx\_RD\_CMD\_CTL.WIDTH to '0' (Width of data transfer: '0': 1 bit/cycle single data transfer)
  - Set SMIF\_DEVICEx\_RD\_CMD\_CTL.PRESENT2 to '0' (Presence of command field: '0': not present because of Continuous Transfer)
- 11. Set SMIF\_DEVICEx\_RD\_ADDR\_CTL.DDR\_MODE to '0' (Mode of transfer rate: '0': SDR mode)

  Set SMIF\_DEVICEx\_RD\_ADDR\_CTL.WIDTH to '2' (Width of data transfer: '2': 4 bits/cycle quad data transfer.)
- 12. Set SMIF\_DEVICEx\_RD\_MODE\_CTL.CODE to '0xA5' (Mode byte code.) See the section of Quad I/O Read in the datasheet of S25FL256S.
  - Set SMIF\_DEVICEx\_RD\_MODE\_CTL.DDR\_MODE to '0' (Mode of transfer rate: '0': SDR mode)
    Set SMIF\_DEVICEx\_RD\_MODE\_CTL.WIDTH to '2' (Width of data transfer: '2': 4 bits/cycle quad data transfer.)
  - Set SMIF\_DEVICEx\_RD\_MODE\_CTL.PRESENT2 to '1' (Presence of command field: '1': present (1 Byte))
- 13. Set SMIF\_DEVICEx\_RD\_DUMMY\_CTL.SIZE5 to '3' (Number of dummy cycles (minus 1)). See the section of Configuration Register 1 (CR1) in the datasheet of S25FL256S.
  - Set SMIF\_DEVICEx\_RD\_DUMMY\_CTL.PRESENT2 to '1' (Presence of command field: '1': present (1 Byte))
- 14. Set SMIF\_DEVICEx\_RD\_DATA\_CTL.DDR\_MODE to '0' (Mode of transfer rate: '0': SDR mode) Set SMIF\_DEVICEx\_RD\_DATA\_CTL.WIDTH to '3' (Width of data transfer: '3': 8 bits/cycle octal data transfer.)
- 15. Set SMIF\_DEVICEx\_RD\_CRC\_CTL.CODE to '0x0000' (Read Bus CRC control is not used.)
- 16. Set SMIF\_DEVICEx\_RD\_BOUND\_CTL.CODE to '0x0000' (Read boundary control is used for HYPERBUS™.)
- 17. Set SMIF\_DEVICEX\_WR\_CRC\_CTL.CODE to '0x0000' (Read Bus CRC control is not used.)
- 18. Set SMIF\_DEVICEx\_CTL.ENABLED to '1' (Device enable: '1': Enabled.)



### **Example of dual-quad SPI DDR mode**

In case of read command of QUAD SPI, address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits after the address sequence, as shown in Figure 2. Table 7 explains the TX command FIFO entry for the Mode setting of Quad I/O Read (4QIOR ECh). See the datasheet of S25FL256S for details of Quad I/O High Performance Read Mode, which is the function of QUAD Flash In Figure 6, the Mode setting with the MMIO mode and the reading with the XIP mode are done separately unlike shown in Figure 2.

Table 7 SMIF\_TX\_CMD\_FIFO\_WR setting for quad I/O read (4QIOR ECh)

bits	26:24	23	22	21	20	19	18	17:16	15:18	7:0	SMIF_TX_CMD_
Entry	Command	Devi	ice sel	ect		Last TX	SDR/ DDR	Width of the data transfer	[10]	Transmitted byte	FIFO_WR
1	0 (Instruction)	3				0	0	0	0	0xEC	0x030_00EC
2	0 (Address)	3				0	0	2	0	0x01	0x032_0001
3	0 (Address)	3				0	0	2	0	0x24	0x032_0024
4	0 (Address)	3				0	0	2	0	0x00	0x032_0000
5	0 (Address)	3				0	0	2	0	0x00	0x032_0000
6	0 (Mode)	3				1	0	2	0	0xA5	0x032_00A5

### 3.7 Data learning pattern

The data learning pattern (DLP) setting method is shown below. See [4] for DLP details.

### 3.7.1 Setting of DLP

DLP is enabled by default.

### 3.7.2 DLP calibration

The setting method of DLP calibration is described.

Quad SPI devices with DLP calibration hardware can perform DLP calibration by hardware.

Only using for Quad SPI devices with DLP calibration hardware.

Figure 14 shows the DLP Calibration.

<sup>&</sup>lt;sup>10</sup> In case of "TX" command, DATA[15:8] specifies the second transmitted Byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = '3' and DATA[18] = '1'.



#### **Example of dual-quad SPI DDR mode**




Figure 14 DLP calibration

(1) Disable SMIF function.
Set SMIF\_CTL.ENABLED to '0' (SMIF disabled)

(2) Select RxCLK to Internal Inverted Clock Set SMIF\_CTL.CLOCK\_IF\_RX\_SEL = '5' (Inverted Internal Clock)

(3) Initialize SMIF.

Check the SMIF interrupt is disable during the initializing SMIF. Set SMIF\_INTR\_MASK.TR\_TX\_REQ = '0' (Default)

Set SMIF\_INTR\_MASK.TR\_RX\_REQ = '0' (Default)



#### **Example of dual-quad SPI DDR mode**

- (4) Ended SMIF initializing and check SMIF interrupt enable.
- (5) Check the size of Master DLP
- (6) Set Master DLP to compare

DLP width is constant 8 bits.

Although input value is 16 bits integer, the upper 8 bits will be ignored.

Set SMIF\_DL\_CTL.DLP = dlp, (Example: dlp = 0xAA)

(7) Read Master DLP

Read SMIF\_DL\_CTL.DLP

(8) Check Master Warn Level [11]

If the Warning Level (warnlevel) is greater than 15, the SMIF BAD Parameter is returned. Otherwise, SMIF Success is returned.

Read SMIF\_DL\_CTL.DLP\_WARNING\_LEVEL

(9) Set DLP Warn Level

Set SMIF\_DL\_CTL. DLP\_WARNING\_LEVEL = warnlevel, (Example: warnlevel = '0x3' (Recommend: greater or equal '0x3')).

(10) Enable SMIF function.

Set SMIF\_CTL.ENABLED to '1' (SMIF enabled)

(11) Check the Interrupt Flag

Read SMIF\_INTR.DL\_FAIL

If the value is '0' then succeeded calibration else failed.

(12) Check that the DLP status (Default Value: All '0').

Read SMIF\_DL\_STATUS0

Read SMIF\_DL\_STATUS1

Check it was rewritten by hardware.

<sup>&</sup>lt;sup>11</sup> See the descriptions of the "DL\_WARNING" in "Serial Memory Interface" section of the TRAVEO™ T2G architecture technical reference manual regarding the DLP warning, see References.



### **Hardware configuration**

# 4 Hardware configuration

## 4.1 Using S25FL256 device in dual-quad configuration

This use case is a configuration example of a dual-quad memory configuration using the S25FL256S QUAD SPI flash memory.

Figure 15 shows a dual-quad memory connection.




Figure 15 Dual-quad memory connection

Adding a series resistor on the data line is recommended.

For the actual value, use the appropriate value according to your system requirements in the range 0 to 33 ohms. Nevertheless, a signal integrity (SI) analysis is needed on customer side.



### **Hardware configuration**

# 4.2 Using HYPERFLASH™ and HYPERRAM™ configuration

This use case is a configuration example of HYPERFLASH™ and HYPERRAM™ memory configuration.

Figure 16 shows a connection example using HYPERFLASH™ (S26KL512S) and HYPERRAM™ (S27KL0641).




Figure 16 HYPERFLASH™ and HYPERRAM™ memory connection

Adding a series resistor on the data line is recommended.

For the actual value, use the appropriate value according to your system requirements in the range 0 to 33 ohms based on your SI analysis.

To avoid an undriven RWDS input signal (used as an RX capture clock) while the memory is not selected, a pull-down must be used for the RWDS signal (as 0 is the inactive RWDS state during latency cycles and after last data read before deselection).

This resistance value is an example. For actual values, use the appropriate values according to your system requirements.



### Glossary

# 5 Glossary

### Table 8 Glossary

Terms	Description
AES	Advanced Encryption Standard
AHB	AMBA High-performance Bus
DDR	Dual Data Rate
DESELECT command	One of five command types in TX command FIFO. This command causes the memory interface transmit logic to finish a transfer and deselect the memory device.
DLP	Data Learning Pattern
Dual-quad	Both devices are quad SPI memories. During SPI read and write transfers, each device uses dedicated data signal connections and provides a nibble of a byte.
DUMMY_COUNT command	One of five command types in TX command FIFO. This command specifies the number of dummy cycles.
HYPERBUS™	Low-signal-count DDR interface
MMIO	Memory Mapped Input/Output
RX_COUNT command	One of five command types in TX command FIFO. This command is used when data is received from external memories to RX data FIFO.
SDR	Single Data Rate
SI	Signal Integrity
SMIF	Serial Memory Interface
SPI	Serial Peripheral Interface
TX command	One of five command types in TX command FIFO. This command specifies the phase, such as Instruction, Address, and Mode for commands of QUAD SPI.
TX_COUNT command	One of five command types in TX command FIFO. This command is used when data is transmitted from TX data FIFO to external memories.
XIP	eXecute-In-Place



#### References

#### References

The following are the TRAVEO™ T2G family series datasheets and technical reference manuals. Contact Technical Support to obtain these documents.

#### [1] Device datasheet:

- CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT4DN datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT3BB/4BB datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT3DL datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT6BJ datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-33466)

### [2] Body controller high family:

- TRAVEO™ T2G automotive body controller high family architecture technical reference manual
- TRAVEO™ T2G automotive body controller high registers technical reference manual for CYT4BF
- TRAVEO™ T2G automotive body controller high registers technical reference manual for CYT3BB/4BB
- TRAVEO<sup>™</sup> T2G automotive body controller high registers technical reference manual for CYT6BJ (Doc No. 002-36068)

### [3] Cluster 2D family:

- TRAVEO™ T2G automotive cluster 2D family architecture technical reference manual
- TRAVEO™ T2G automotive cluster 2D registers technical reference manual for CYT4DN
- TRAVEO™ T2G automotive cluster 2D registers technical reference manual for CYT3DL
- [4] S25FL128S/S25FL256S, 128 Mb (16 MB)/256 Mb (32 MB) 3.0 V SPI flash memory



**Revision history** 

# **Revision history**

Document version	Date of release	Description of changes						
**	2019-11-21	New application note.						
*A	2020-03-02	Updated Associated part family as "TRAVEO™ T2G Family CYT2/CYT3/CYT4 Series".						
		Changed target part numbers from "CYT4B Series" to "CYT4 Series" in all instances across the document.						
		Added target part numbers "CYT2/CYT3 Series" in all instances across the document.						
*B	2021-05-24	Updated to Infineon template.						
*C	2021-06-29	Added section 3.7 Data learning pattern						
*D	2022-05-17	Added section 4. Hardware configuration						
		Updated References.						
*E	2022-10-10	Added series resistor to section 4.1 and 4.2.						
*F	2023-03-29	Changed figure 1 due to TRM update						
*G	2024-10-14	Added for CYT6BJ series						

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-10-14 Published by

Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference 002-24454 Rev. \*G

#### Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### **Narnings**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.