

## TRAVEO™ T2G family

### **About this document**

#### Scope and purpose

This guide describes the architecture, configuration, and usage of the MCU driver. This guide also explains the functionality of the driver and provides a reference to the driver's API.

The installation, build process, and general information about the use of the EB tresos Studio are not within the scope of this document. See the EB tresos Studio for ACG8 user's guide [8] for detailed information on these topics.

#### Intended audience

This document is intended for anyone who uses the MCU driver of the TRAVEO™ T2G family.

#### **Document structure**

Chapter 1 General overview gives a brief introduction to the MCU driver, explains the embedding of the driver in the AUTOSAR environment and describes the supported hardware and development environment.

Chapter 2 Using the MCU driver provides detailed steps required to use the MCU driver in the application.

Chapter 3 Structure and dependencies describes the file structure and the dependencies for the MCU driver.

Chapter 4 EB tresos Studio configuration interface describes the driver's configuration with the EB tresos Studio software.

Chapter 5 Functional description gives a functional description of all services offered by the MCU driver.

Chapter 6 Hardware resources describes the hardware resources used by the driver.

The Appendix A and Appendix B provides the complete API reference and access register table.

#### **Abbreviations and definitions**

Table 1 Abbreviation

Abbreviation	Description
AHB	Advanced High-performance Bus
ALTHF	Alternate High-frequency clock
ALTLF	Alternate Low-frequency clock
ASIL	Automotive Safety Integrity Level
API	Application Programming Interface
AUTOSAR	Automotive Open System Architecture
BSW	Basic Software. Standardized part of software which does not fulfill a vehicle functional job.
BOD	Brown-out Detection

## TRAVEO™ T2G family





## **About this document**

Abbreviation	Description
ссо	Current Controlled Oscillator
CM0+	Cortex®-M0+ processor
CM4	Cortex®-M4 processor
CM7	Cortex®-M7 processor
DEM	Diagnostic Event Manager
DET	Default Error Tracer
DMA	Direct Memory Access
DSI	Digital System Interconnect
EB tresos ECU AUTOSAR Suite	A collection of AUTOSAR Basic Software modules and a Runtime Environment integrated in a common configuration and build environment.
EB tresos Studio	Elektrobit Automotive configuration framework
ECO	External Crystal Oscillator
FLL	Frequency Locked Loop
HF clock	High-frequency clock
HVLVD	High Voltage / Low Voltage Detector
ILO	Internal Low-speed Oscillator
ISR	Interrupt Service Routine
LF clock	Low-frequency clock
LPECO	Low-power External Crystal Oscillator
LVD	Low Voltage Detector
IMO	Internal Main Oscillator
MCAL	Microcontroller Abstraction Layer
MCU	Microcontroller Unit
OCD	Over-current Detection
os	Operating System
OVD	Over-voltage Detection
PCLK	Programmable Clock
PFD	Phase Frequency Detector
PLL	Phase Locked Loop
PMIC	Power Management Integrated Circuit
RAM	Random Access Memory
REGHC	High-current Regulator
ROM	Read-Only Memory
RTC	Real-Time Clock
SSCG	Spread Spectrum Clock Generator
VADJ	Voltage Adjustment
WCO	Watch Crystal Oscillator
WDT	Watchdog Timer

## TRAVEO™ T2G family



#### **About this document**

Abbreviation	Description	
WFI	Arm® Wait For Interrupt instruction	
μC	Microcontroller	

#### **Related documents**

## **AUTOSAR** requirements and specifications

## **Bibliography**

- [1] General specification of basic software modules, AUTOSAR release 4.2.2
- [2] AUTOSAR specification of MCU driver, release 4.2.2.
- [3] AUTOSAR specification of standard types, release 4.2.2.
- [4] Specification of ECU configuration parameters, AUTOSAR release 4.2.2.
- [5] AUTOSAR specification of default error tracer, release 4.2.2.
- [6] AUTOSAR specification of diagnostics event manager, release 4.2.2.
- [7] Specification of memory mapping, AUTOSAR release 4.2.2.

#### **Elektrobit automotive documentation**

## **Bibliography**

[8] EB tresos Studio for ACG8 user's guide.

#### **Hardware documentation**

The hardware documents are listed in the delivery notes.

### **Related standards and norms**

## **Bibliography**

[9] AUTOSAR layered software architecture, release 4.2 revision 2.

## TRAVEO™ T2G family

## Table of contents



## **Table of contents**

Abou	t this document	1
Table	e of contents	4
1	General overview	7
1.1	Introduction to the MCU driver	7
1.2	User profile	
1.3	Embedding in the AUTOSAR environment	
1.4	Supported hardware	
1.5	Development environment	
1.6	Character set and encoding	
1.7	Multicore support	
1.7.1 1.7.1.	Multicore type	
1.7.1. 1.7.1.		
1.7.1.		
1.7.2	Virtual core support	
2	Using the MCU driver	
2.1	Installation and prerequisites	
2.2	Configuring the MCU driver	
2.2.1	Architecture specifics	
2.3	Adapting an application	
2.4	Starting the build process	13
2.5	Measuring stack consumption	14
2.6	Memory mapping	
2.6.1	Memory allocation keyword	
2.6.2	Memory allocation and constraints	
3	Structure and dependencies	17
3.1	Static files	
3.2	Configuration files	
3.3	Generated files	
3.4	Dependencies	
3.4.1 3.4.2	DET DEM	
3.4.2 3.4.3	AUTOSAR OS	
3.4.4	BSW scheduler	
3.4.5	Error callout handler	
4	EB tresos Studio configuration interface	
<b>4</b> .1	General configuration	
4.2	MCU module configuration	
4.3	MCU low-voltage-detection callback functions	
4.4	MCU DEM event parameter references	
4.5	MCU clock setting configuration	22
4.5.1	MCU clock input	
4.5.1.	8	
4.5.1.	1 9	
4.5.1.	S Contract of the contract of	
4.5.1.	6	
4.5.1.	.5 MCU LPECO prescaler settings	26

## TRAVEO™ T2G family





## **Table of contents**

4.5.1.	6 MCLLII O clock cottings	20
4.5.1. 4.5.1.	S .	
4.5.1. 4.5.1.	<u> </u>	
4.5.1. 4.5.2	<b>o</b>	
4.5.2.	S Comments	
4.5.2.	·	
4.5.2.	0	
4.5.2.	o de la companya de	
4.5.2.	S .	
4.5.2.	8	
4.5.2.	• • •	
4.5.2.	č	
4.5.2.		
4.5.2.		
4.5.2.		
4.5.2.	8	
4.5.2.		
4.5.2.	5	
4.5.2.		
4.5.3	· · · · · · · · · · · · · · · · · · ·	
4.6	MCU mode settings configuration	47
4.6.1	MCU hibernate mode settings	52
4.6.2	MCU HVLVD settings	52
4.6.3	MCU supply supervision settings	53
4.6.4	MCU REGHC settings	54
4.6.5	MCU PMIC settings	55
4.6.6	MCU DMA settings	55
4.7	MCU RAM section configuration	55
4.8	MCU multicore	
4.8.1	8	
4.9	MCU published information	56
5	Functional description	58
5.1	Inclusion	58
5.2	Initialization	
5.3	MCU mode	59
5.4	API parameter checking	59
5.5	Production error detection	60
5.6	Reentrancy	60
5.7	Debugging support	
5.8	Functions available without core dependency	61
5.9	APIs require privileged execution	61
6	Hardware resources	62
6.1	Timer	62
6.2	Interrupts	62
6.3	Fault report structure	63
7	Appendix A – API reference	64
7.1	Data types	
7.1.1		
7.1.2	_ 31	





7.1.3	Mcu_ClockType	64
7.1.4	Mcu_ResetType	64
7.1.5	Mcu_RawResetType	65
7.1.6	Mcu_ModeType	65
7.1.7	Mcu_RamSectionType	65
7.1.8	Mcu_RamStateType	65
7.1.9	Mcu_StatusType	65
7.1.10	Mcu_CpuStatusType	66
7.1.11	Mcu_SysStatusType	66
7.2	Constants	66
7.2.1	Error codes	66
7.2.2	Version information	67
7.2.3	Module information	67
7.2.4	API service IDs	
7.2.5	Core ID value	68
7.3	Functions	68
7.3.1	Mcu_Init	
7.3.2	Mcu_InitRamSection	
7.3.3	Mcu_InitClock	
7.3.4	Mcu_DistributePllClock	
7.3.5	Mcu_GetPllStatus	
7.3.6	Mcu_GetResetReason	
7.3.7	Mcu_GetResetRawValue	
7.3.8	Mcu_PerformReset	
7.3.9	Mcu_SetMode	
7.3.10	Mcu_GetVersionInfo	
7.3.11	Mcu_CheckClockStatus	
7.3.12	Mcu_CheckModeStatus	
7.3.13	Mcu_GetCoreID	
7.4 7.4.1	Required callback functions  DET	
7.4.1 7.4.2	DEM	
7.4.2 7.4.3	Callout functions	
7.4.3.1	Error callout API	
	pendix B – Access register table	
8.1 8.2	PERI	
8.3	DW	
o.s 8.4	DMAC	
8.5	FLASHC	
8.6	FLASHC1	
8.7	SRSS	
8.8	BACKUP	
8.9	CMOP_SCS	
8.10	CM4_SCS	
8.11	CM7_SCS	
	history	
	er	
PISCIGIIIIE	CI	108

#### 1 General overview



## 1 General overview

### 1.1 Introduction to the MCU driver

The MCU driver is a set of software routines to initialize the MCU, and provides configuration options for the following:

- · Clock settings
- Low-power modes
- RAM section initialization

The driver is compliant with the AUTOSAR standard and is implemented according to AUTOSAR specification of MCU driver [2].

In addition, the MCU driver is delivered with a plugin for the EB tresos Studio software, which allows you to statically configure the driver options. The driver also provides an interface to define symbolic names and the functionality of all configuration options.

## 1.2 User profile

This guide is intended for users with a basic knowledge of the following domains:

- Embedded systems
- C programming language
- The AUTOSAR standard
- The target hardware architecture

## 1.3 Embedding in the AUTOSAR environment




Figure 1 Overview of AUTOSAR software layers

Figure 1 shows the layered AUTOSAR software architecture. The MCU driver (Figure 2) is a part of the microcontroller abstraction layer (MCAL), the lowest layer of basic software in the AUTOSAR environment.

## TRAVEO™ T2G family

#### 1 General overview



As an internal I/O driver, the MCU driver provides a standardized and  $\mu$ C-independent interface to higher software layers for accessing clocks and CPU modes of the ECU hardware.

For an overview of the AUTOSAR layered software architecture, see AUTOSAR layered software architecture [9].




Figure 2 MCU driver in MCAL layer

## 1.4 Supported hardware

This version of the MCU driver supports the TRAVEO™ T2G microcontroller family. The supported derivatives are listed in the release notes.

Additional derivatives that contain only a subset of the capabilities of one derivative mentioned above can be implemented and supported by providing a resource file with its properties.

## 1.5 Development environment

The development environment corresponds to AUTOSAR release 4.2.2. The Base, Make, and Resource modules are required for the proper functionality of the MCU driver.

## 1.6 Character set and encoding

All source code files of the MCU driver are restricted to the ASCII character set. The files are encoded in UTF-8 format, with only the 7-bit subset (values 0x00 ... 0x7F) being used.

## 1.7 Multicore support

The MCU driver supports multicore type II. The multicore type III can also be supported for some APIs (for example, read-only API or atomic-write API). For each multicore type, see the following sections:

Note: If multicore type III is required, the section including the data related to the read-only API or atomic write API must be allocated to the memory, and can be read from any cores.

#### 1 General overview



## 1.7.1 Multicore type

In this section, type I, type II, and type III are defined as multicore characteristics.

## 1.7.1.1 Single core only (multicore type I)

For this multicore type, the driver is available only on a single core. This type is referred as "Multicore Type I".

Multicore type I has the following characteristics:

• The peripheral channels are accessed by only one core.




Figure 3 Overview of the multicore type I

## 1.7.1.2 Core-dependent instances (multicore type II)

For this multicore type, the driver has core-dependent instances with individually allocable hardware. This type is referred as "Multicore Type II".

Multicore type II has the following characteristics:

- The driver code is shared among all cores.
  - A common binary is used for all cores.
  - A configuration is common for all cores.
- Each core runs an instance of the driver.
- Peripheral channels and their data can be individually allocated to cores but cannot be shared among cores.
- One core will be the master; the master core must be initialized first.
  - Cores other than the master core are called satellite cores.




Figure 4 Overview of the multicore type II

## 1 General overview



## 1.7.1.3 Core-independent instances (multicore type III)

For this multicore type, the driver has core-independent instances with globally available hardware. This type is referred as "Multicore Type III".

Multicore type III has the following characteristics:

- The code of the driver is shared among all cores.
  - A common binary is used for all cores.
  - A configuration is common for all cores.
- Each core runs an instance of the driver.
- Peripheral channels are globally available for all cores.




Figure 5 Overview of the multicore type III

## 1.7.2 Virtual core support

The MCU driver supports any number of cores. The configured cores need not be equal to the physical cores.

The MCU driver calls a configurable callout function (McuGetCoreIdFunction) to identify the core that is currently executing the code. This function can be implemented in the integration scope. The function can be written such that it does not return the physical core, but instead returns the SW partition ID, OS application ID, or any attribute/parameter. By interpreting these as the core, the MCU driver can support multiple SW partitions on a single physical core.

## TRAVEO™ T2G family

2 Using the MCU driver



## 2 Using the MCU driver

This chapter describes all necessary steps to incorporate the MCU driver into your application.

## 2.1 Installation and prerequisites

Note: Before you start, see the EB tresos Studio for ACG8 user's guide [8] for the following information:

- 1. The installation procedure of EB tresos ECU AUTOSAR components.
- 2. The usage of the EB tresos Studio.
- 3. The usage of the EB tresos ECU AUTOSAR build environment (It includes an explanation of how to set up and integrate the own application within the EB tresos ECU AUTOSAR build environment).

The installation of the MCU driver complies with the general installation procedure for EB tresos ECU AUTOSAR components given in the documents mentioned above. If the driver has been successfully installed, the driver will appear in the module list of the EB tresos Studio (see *EB tresos Studio for ACG8 user's quide* [8]).

This document assumes that the project is properly set up and is using the application template as described in the *EB tresos Studio for ACG8 user's guide* [8]. This template provides the necessary folder structure, project, and makefiles needed to configure and compile an application within the build environment. You need to be familiar with the usage of the command line shell.

## 2.2 Configuring the MCU driver

This section provides a brief overview of the configuration structure defined by AUTOSAR to use the MCU driver.

Use the following containers to configure the common behavior:

- McuGeneralConfiguration: Restrict/extend the API of the MCU module and enable/disable default error trace (DET).
- McuModuleConfiguration: Configure the clock, RAM initialization, and low-power modes of the MCU module.
- McuPublishedInformation: Holds the value of the cause of reset supported in the MCU.

See chapter 4 EB tresos Studio configuration interface.

Note: Ensure that the application also includes an AUTOSAR-compliant DET when default error detection is enabled; otherwise, the application will not compile.

You must set up the following characteristics for each MCU configuration:

- Clock configuration
- Number of RAM sectors
- RAM sector configuration
- Number of low-power modes
- Low-power mode configuration

The McuGeneralConfiguration container describes the individual MCU setup information.

## TRAVEO™ T2G family

## 2 Using the MCU driver



## 2.2.1 Architecture specifics

- McuSafetyFunctionApi: Adds or removes the Mcu\_CheckClockStatus() and Mcu CheckModeStatus() services from the code.
- McuErrorCalloutFunction: Specifies the error callout handler that is called when errors are detected during runtime.
- McuEnableGetCoreIDApi: Adds or removes the Mcu GetCoreID() service from the code.
- McuEnableSetModeApiOnly: Enables only the Mcu\_Init(), Mcu\_SetMode(), Mcu\_CheckClockStatus(), and Mcu\_CheckModeStatus() services from the code.
- McuIncludeFile: Specifies the file name to include definitions such as declaration for error callout handler.
- McuModuleConfiguration: Contains architecture-specific parameters. See section 4.2 MCU module configuration.
- McuMulticore: Contains multicore-specific parameters. See section 4.8 MCU multicore.

## 2.3 Adapting an application

To use the MCU driver in an application, do the following:

**Step 1:** Include the MCU driver header file by adding the following line of code to the source file:

```
#include "Mcu.h" /* MCU Driver */
```

This publishes all needed function, data prototypes, and symbolic names of the configuration to the application.

#### Step 2: Implement the error callout function for ASIL safety extension.

To do this, declare the error callout function in the file specified by McuIncludeFile and implement it in your application (see section 7.4 Required callback functions, Error callout API).

The error callout function name can be configured by the McuErrorCalloutFunction parameter.

#### **Step 3: Initialize and configure the MCU.**

See chapter 4 EB tresos Studio configuration interface. The MCU module will automatically be enabled if an appropriate parameter configuration of the MCU module is available in the application.

The MCU initialization can be done with the following function call and parameter. This API must be called on the all cores.

```
Mcu Init(&Mcu Config[0]);
```

The master core must be initialized prior to the satellite core. All cores must be initialized with the same configuration.

As part of the initialization process, call the Mcu InitClock API.

The following is a short example for a clock "MY\_CLOCK" configured as a clock setting and for a mode "MY\_MODE" configured as a mode setting:

```
Mcu InitClock (McuConf McuClockSettingConfig MY CLOCK);
```

An additional call of the next API function might be needed (depending on the underlying hardware) to set up the clock properly:

### TRAVEO™ T2G family

## 2 Using the MCU driver



```
Mcu DistributePllClock();
```

Mcu InitClock and Mcu DistributePllClock APIs must be called on the core that MY\_CLOCK is allocated.

If RAM sectors are configured, they need to be initialized with a separate call of the API function, stated below, for each RAM sector configuration set:

```
Mcu InitRamSection(RamSectorConfigurationID);
```

This API must be called on the core that McuRamSectorSettingConf is allocated.

All other APIs (except for Mcu\_CheckClockStatus, Mcu\_CheckModeStatus) calls might be used after successful initialization of the MCU whenever necessary. These functions are:

```
Mcu_GetPllStatus();
Mcu_GetResetRawValue();
Mcu_GetResetReason();
Mcu_PerformReset();
Mcu_GetVersionInfo(&versioninfo);
Mcu_SetMode(McuConf_McuModeSettingConf_MY_MODE);
```

Note:

Because power mode must be controlled on each CPU core when entering system sleep or Deep Sleep mode, ensure that the MCU driver can run on each CPU core.

The Mcu SetMode API must be called on the core that McuModeSettingConf is allocated.

Your application must provide the notification functions and their declarations that you configured. The file containing the declarations must be included using McuGeneralConfiguration/McuIncludeFile. The notification functions take no parameters and have void return type:

```
void MyNotificationFunction(void)
{
/* Insert your code here */
}
```

The notification function is called from an interrupt context.

## 2.4 Starting the build process

Do the following to build your application:

Note: For a clean build, use the build command with target clean all. before (make clean all).

1. On the command shell, type the following command to generate the necessary configuration-dependent files. See 3.3 Generated files.

```
> make generate
```

2. Type the following command to resolve the required file dependencies:

```
> make depend
```

3. Type the following command to compile and link the application:

```
> make (optional target: all)
```

## TRAVEO™ T2G family

## 2 Using the MCU driver



The application is now built. All files are compiled and linked to a binary file, which can be downloaded to the target CPU cores.

Note:

The MCU driver must be located on all CPU cores to enter low-power mode. In this case, the MCU driver must be built for all CPU cores.

## 2.5 Measuring stack consumption

Do the following to measure stack consumption. It requires the Base module for proper measurement.

Note:

All files (including library files) should be rebuilt with the dedicated compiler option. The executable file built by this step must be used only to measure stack consumption.

1. Add the following compiler option to the Makefile to enable stack consumption measurement:

```
-DSTACK ANALYSIS ENABLE
```

2. Type the following command to clean library files:

```
> make clean lib
```

- 3. Follow the build process described in section 2.4 Starting the build process.
- 4. Follow the instructions in the release notes and measure the stack consumption.

## 2.6 Memory mapping

The Mcu\_MemMap.h file in the \$(TRESOS\_BASE)/plugins/MemMap\_TS\_T40D13M0I0R0/include directory is a sample. This file is replaced by the file generated by MEMMAP module. Input to the MEMMAP module is generated as Mcu\_Bswmd.arxml in the \$(PROJECT\_ROOT)/output/generated/swcd directory of your project folder.

## 2.6.1 Memory allocation keyword

• MCU START SEC CODE ASIL B/MCU STOP SEC CODE ASIL B

The memory section type is CODE. All executable code is allocated in this section.

• MCU START SEC CONST ASIL B UNSPECIFIED / MCU STOP SEC CONST ASIL B UNSPECIFIED

The memory section type is CONST. The following constants are allocated in this section:

- All configuration data except reset.
- Hardware register base address data.
- Pointer to the driver status.
- MCU\_START\_SEC\_CONST\_ASIL\_B\_32 / MCU\_STOP\_SEC\_CONST\_ASIL\_B\_32

The memory section type is CONST. The following constants are allocated in this section:

- Reset configuration data.
- MCU\_CORE[MasterCoreId]\_START\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_UNSPECIFIED / MCU\_CORE[MasterCoreId] STOP SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_UNSPECIFIED

MasterCoreId means the McuCoreConfigurationId specified in McuMasterCoreReference.

The memory section type is VAR. The following variables are allocated in this section:

### TRAVEO™ T2G family

#### 2 Using the MCU driver



- Pointer to the configuration data.
- MCU\_CORE[ClockCoreId]\_START\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_UNSPECIFIED / MCU\_CORE[ClockCoreId] STOP\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_UNSPECIFIED

ClockCoreId means the McuCoreConfigurationId specified in McuClockCoreAssignment.

The memory section type is VAR. The following variables are allocated in this section:

- Pointer to the current clock configuration data.
- MCU\_CORE[ClockCoreId]\_START\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_32 / MCU\_CORE[ClockCoreId] STOP\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_32

ClockCoreId means the McuCoreConfigurationId specified in McuClockCoreAssignment.

The memory section type is VAR. The following variable is allocated in this section:

- Wait cycle for disabling the FLL.
- Wait cycle for disabling the PLL.
- Wait cycle for disabling the SSCG.
- MCU\_CORE[McuCoreConfigurationId]\_START\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_8 / MCU\_CORE[McuCoreConfigurationId] STOP\_SEC\_VAR\_INIT\_ASIL\_B\_GLOBAL\_8

The memory section type is VAR. The following variables are allocated in this section:

- Driver status.
- Core ID for current mode.
- MCU\_CORE[MasterCoreId]\_START\_SEC\_VAR\_CLEARED\_ASIL\_B\_GLOBAL\_UNSPECIFIED / MCU\_CORE[MasterCoreId] STOP\_SEC\_VAR\_CLEARED\_ASIL\_B\_GLOBAL\_UNSPECIFIED

MasterCoreId means the McuCoreConfigurationId specified in McuMasterCoreReference.

The memory section type is VAR. The following variables are allocated in this section:

- Reset reason.
- Reset raw value.
- MCU\_CORE[ClockCoreid]\_START\_SEC\_VAR\_CLEARED\_ASIL\_B\_GLOBAL\_32 / MCU\_CORE[ClockCoreid]\_STOP\_SEC\_VAR\_CLEARED\_ASIL\_B\_GLOBAL\_32

ClockCoreId means the McuCoreConfigurationId specified in McuClockCoreAssignment.

The memory section type is VAR. The following variable is allocated in this section:

Waiting time for setting the PWR\_LVD\_CTL register.

## 2.6.2 Memory allocation and constraints

All memory sections that store init or uninit status must be zero-initialized before any driver function is executed on any core. If core consistency checks are disabled, inconsistent parameters would be detected and reported by PPU and SMPU.

• MCU\_CORE[McuCoreConfigurationId]\_START\_VAR\_[INIT\_POLICY]\_ASIL\_B\_LOCAL\_[ALIGNMENT] / MCU CORE[McuCoreConfigurationId] STOP VAR [INIT POLICY] ASIL B LOCAL [ALIGNMENT]

This section is read/write accessed only from the core represented by McuCoreConfigurationId. Therefore, this section can be allocated to any RAM region. It is recommended to allocate the section to cache-able SRAM, not TCRAM.

## TRAVEO™ T2G family



## 2 Using the MCU driver

• MCU\_CORE[McuCoreConfigurationId]\_START\_VAR\_[INIT\_POLICY]\_ASIL\_B\_GLOBAL\_[ALIGNMENT] / MCU CORE[McuCoreConfigurationId]\_STOP\_VAR\_[INIT\_POLICY]\_ASIL\_B\_GLOBAL\_[ALIGNMENT]

This section is read/write accessed from the core represented by McuCoreConfigurationId and read accessed from the other cores. Therefore, this section must not be allocated to TCRAM. For the core represented by McuCoreConfigurationId, this section must be allocated to either non-cache-able or write-through cache-able SRAM area. For performance, it is recommended to allocate the section to write-through cache-able SRAM. For other cores, this section must be allocated to non-cache-able SRAM area.

STACK section

TCRAM has dedicated memory for each core at the same address, and because of its performance it is recommended to allocate STACK to TCRAM.

For the details of INIT POLICY and ALIGNMENT, see the Specification of memory mapping [7].

## TRAVEO™ T2G family

3 Structure and dependencies



## 3 Structure and dependencies

The MCU driver consists of static, configuration, and generated files.

### 3.1 Static files

- \$(PLUGIN\_PATH)=\$(TRESOS\_BASE)/plugins/MCU\_TS\_\* path to the MCU module plugin.
- \$(PLUGIN\_PATH)/lib\_src contains all static source files of the MCU driver. These files represent the functionality of the driver therefore, the files are independent of any configuration sets.
- \$(PLUGIN\_PATH)/src contains configuration-dependent source files or special derivative files. Each file is rebuilt when the configuration set is changed.

All necessary source files will be automatically compiled and linked during the build process and all include paths will be set if the MCU driver is enabled.

- \$(PLUGIN\_PATH)/include is the basic public include directory that you need to include in Mcu.h.
- \$(PLUGIN\_PATH)/autosar directory contains the AUTOSAR ECU parameter definition with vendor, architecture, and derivative-specific adaptations to create a correct matching parameter configuration for the MCU module.

## 3.2 Configuration files

The configuration of the MCU driver is done with the EB tresos Studio software. When saving a project, the configuration description is written to the *Mcu.xdm* file. It is located under \$(PROJECT\_ROOT)/config in your project folder. This file serves as the input to generate the configuration-dependent source and header files during the build process.

#### 3.3 Generated files

During the build process, the following files are generated based on the current configuration description, and are in the *output/generated* subfolder of your *project* folder:

- *include/Mcu\_Cfg.h* provides settings of configurations with pre-compile attribute; for example, all symbolic names required by the API for clock, RAM sector, and low-power mode configurations. In addition, this file defines a <code>DemEventId</code> parameter of the DEM module, which is referred in the configuration. The DEM module is included by *Mcu.h*.
- *include/Mcu\_Cfg\_Arch.h* provides architecture-specific settings of configurations with pre-compile attribute; for example, each hardware IP register base address.
- *include/Mcu\_PBcfg.h* provides settings of configurations with post-build attribute; for example, symbolic names of module configurations. In addition, it defines the number of modules, clock, RAM sector, and low-power mode configurations.
- include/Mcu\_PBcfg\_Arch.h provides architecture-specific settings of configurations with post-build attribute.
- include/Mcu\_ExternalInclude.h includes the header files specified by McuIncludeFile.
- *src/Mcu\_PBcfg.c* contains the constants for the MCU configuration.
- src/Mcu\_Irq.c contains the interrupt service routine.

Note:

Generated source files need not to be added to your application make file. They are compiled and linked automatically during the build process. Check the consistency of the configuration and generated files.

## TRAVEO™ T2G family

# infineon

#### 3 Structure and dependencies

- src/Mcu\_CalloutWrapper.c contains the wrapper functions for callouts.
- swcd/Mcu\_Bswmd.arxml contains BSW module description.

Note: Additional steps are required for the generation of the BSW module description.

In EB tresos Studio, follow the menu path **Project** > **Build Project** and select **generate\_swcd**.

## 3.4 Dependencies

#### 3.4.1 DET

If default error detection is enabled in the MCU driver module configuration, DET must be installed, configured, and integrated into the application.

### 3.4.2 **DEM**

If clock failure notification or reset failure notification is enabled in the MCU driver module configuration, DEM must be installed, configured, and integrated into the application.

## 3.4.3 AUTOSAR OS

The OS must be used to configure and to create the ISR vector table entries for the MCU driver. See section 6.2 Interrupts for more information. GetCoreID can optionally be set to the configuration parameter McuGetCoreIdFunction.

#### 3.4.4 BSW scheduler

The MCU driver uses the following services of the BSW scheduler (originally named *SchM*, now *BswM*) to enter and leave critical sections:

- SchM\_Enter\_Mcu\_MCU\_EXCLUSIVE\_AREA\_[McuCoreConfigurationId](void)
- SchM Exit Mcu MCU EXCLUSIVE AREA [McuCoreConfigurationId] (void)

Make sure that the BSW scheduler is properly configured and initialized before using the MCU driver.

### 3.4.5 Error callout handler

The error callout handler is called on every error that is detected regardless of whether default error detection is enabled or disabled. The error callout handler is an ASIL safety extension that is not specified by AUTOSAR. It is configured via the configuration parameter McuErrorCalloutFunction.

## TRAVEO™ T2G family

**4 EB tresos Studio configuration interface** 



## 4 EB tresos Studio configuration interface

The GUI is not part of this delivery. For further information, see EB tresos Studio for ACG8 user's guide [8].

## 4.1 General configuration

The McuGeneralConfiguration container has the following parameters to configure the general functions of the MCU driver:

• McuDevErrorDetect enables or disables the development error notification feature for the MCU driver module

Setting this parameter to FALSE disables the notification of development errors via DET. However, in contrast to the AUTOSAR specification, detection of development errors is still enabled as a safety mechanism (fault detection).

- McuGetRamStateApi is not used and is not being evaluated.
- McuInitClock enables or disables the clock initialization functionality.
- McuNoPll enables or disables the functionality of the PLL clock.
- McuPerformResetApi enables or disables the reset functionality.
- McuVersionInfoApi enables or disables the functionality to read the module version information.
- McuSafetyFunctionApi adds or removes the Mcu\_CheckClockStatus() and Mcu CheckModeStatus() services from the code.
- McuErrorCalloutFunction is used to specify the error callout function name. The function is called on every error. The ASIL level of this function limits the ASIL level of the MCU driver.

Note: McuErrorCalloutFunction must be a valid C function name; otherwise an error would occur in the configuration phase.

- McuEnableGetCoreIDApi adds or removes the Mcu GetCoreID() service from the code.
- McuEnableSetModeApiOnly enables only the Mcu\_Init(), Mcu\_SetMode(),
   Mcu\_CheckClockStatus(), and Mcu\_CheckModeStatus() services from the code. This option can be
   enabled when the configuration is for the core other than main core (for example, Arm® Cortex® M0+ for
   sleep mode).

Note: If this option is enabled, the configuration parameters McuInitClock, McuNoPll, McuPerformResetApi, and McuVersionInfoApi have no effect.

McuIncludeFile lists the file names that will be included within the driver. Any application-specific symbol
that is used by the MCU driver module configuration (such as error callout function) should be included by
configuring this parameter.

Note: McuIncludeFile must be a filename with the .h extension and a unique name; otherwise some errors would occur in the configuration phase.

## TRAVEO™ T2G family

## **4 EB tresos Studio configuration interface**



## 4.2 MCU module configuration

The McuModuleConfiguration container has the following the parameters to configure the microcontroller-specific functions:

- McuClockSrcFailureNotification enables or disables clock failure notification to DEM.
  - DISABLED: Disables clock failure notification to DEM.
  - ENABLED: Enables clock failure notification to DEM.
- McuResetFailureNotification enables or disables reset failure notification to DEM.
- McuNumberOfMcuModes specifies the number of modes configured.
- McuRamSectors specifies the number of RAM sectors configured.
- McuResetSetting is not used; instead, the architecture-specific parameter McuResetSelect is used.
- McuResetSelect specifies the reset type:
  - MCU\_SW\_RESET: Software reset: This parameter relates to the MCU-specific reset configuration. It applies
    to the Mcu\_PerformReset() function, which performs a microcontroller reset using the hardware
    function of the microcontroller.
- McuEnableCacheFlushBeforeReset enables or disables flushing cache before performing reset.

Note: McuEnableCacheFlushBeforeReset is available only if McuPerformResetApi is TRUE,

McuResetSelect is activated.

Note: If this parameter is TRUE, the stack and static data of the MCU driver must be allocated to a non-

cached memory area.

- McuRamWriteBufferTimeoutBeforeReset specifies the timeout count value used when checking whether the RAM write buffer is empty.
  - 1 4294967295: Timeout count value used when verifying that the RAM write buffer is empty.
- McuForcedResetEnable enables or disables performing reset even if an error occurs in Mcu PerformReset().

Note: McuForcedResetEnable is available only if McuPerformResetApi is TRUE and

McuResetSelect is activated.

This parameter is also applied when Mcu\_PerformReset() is called on the core that the system resource is not assigned (The system resource is assigned by McuModeSettingConf contains McuUpdateSystemResource set to TRUE).

McuRam0Macro<n>RetainBeforeReset (<n> = 0 ... 15) specifies whether to retain RAM0 Macro <n> during reset.

Note: McuRamOMacro<n>RetainBeforeReset is available only if McuPerformResetApi is TRUE,

McuResetSelect is activated, and RAMO Macro <n> is supported by the derivative.

Note: If this parameter is TRUE, the stack and static data of the MCU driver must not be allocated to the

SRAM0 area corresponding to the RAM0 macro <n>.

## TRAVEO™ T2G family

# infineon

## **4 EB tresos Studio configuration interface**

This parameter is not applied the case that Mcu\_PerformReset() is called on the core that system resource is not assigned (The system resource is assigned by McuModeSettingConf contains
McuUpdateSystemResource set to TRUE.) In this case, RAMO Macro <n> is not retained.

• McuRamlRetainBeforeReset specifies whether to retain RAM1 during reset.

Note: McuRam1RetainBeforeReset is available only if McuPerformResetApi is TRUE,

McuResetSelect is activated and RAM1 is supported by the derivative.

Note: If this parameter is TRUE, the stack and static data of the MCU driver must not be allocated to the

SRAM1 area.

This parameter is not applied the case that Mcu\_PerformReset() is called on the core that system resource is not assigned by McuModeSettingConf with McuUpdateSystemResource whose value is set to TRUE. In this case, RAM1 is not retained.

• McuRam2RetainBeforeReset specifies whether to retain RAM2 during reset.

Note: McuRam2RetainBeforeReset is available only if McuPerformResetApi is TRUE,

McuResetSelect is activated, and RAM2 is supported by the derivative.

Note: If this parameter is TRUE, the stack and static data of the MCU driver must not be allocated to the

SRAM2 area.

This parameter is not applied the case that Mcu\_PerformReset() is called on the core that system resource is not assigned by McuModeSettingConf with McuUpdateSystemResource whose value is set to TRUE. In this case, RAM2 is not retained.

• McuClearResetReasonRegister enables or disables clearing the reset reason registers during Mcu\_Init().

Note:

If McuClearResetReasonRegister is FALSE, you should initialize the following reset reason registers; otherwise the  $\texttt{Mcu\_GetResetReason}$  () API would not be able to read the reset reason correctly.

- RES CAUSE
- RES CAUSE2
- McuEnableDefaultClock initializes the clock during Mcu\_Init() when checked. This has the advantage that subsequent calls to Mcu\_InitClock() can be omitted and all subsequent initialization or startup operations benefit from the higher speed of the clock.

Note: If McuInitClock is FALSE, this parameter should also be disabled.

 McuDefaultClockSetting selects the default clock setting configuration from McuClockSettingConfig, which is used to initialize the clock automatically when the MCU is initialized (Mcu Init()).

Note: This parameter is available only if McuEnableDefaultClock is TRUE.

## TRAVEO™ T2G family

#### 4 EB tresos Studio configuration interface



MCU module configuration contains the following containers:

- McuLowVoltageDetectionCallbackFunctions (see section 4.3 MCU low-voltage-detection callback functions)
- McuDemEventParameterRefs (see section 4.4 MCU DEM event parameter references)
- McuClockSettingConfig (see section 4.5 MCU clock setting configuration)
- McuModeSettingConf (see section 4.6 MCU mode settings configuration)
- McuRamSectorSettingConf (see section 4.7 MCU RAM section configuration)

## 4.3 MCU low-voltage-detection callback functions

The McuLowVoltageDetectionCallbackFunctions container has the following parameters to configure the callback functions for notifying an error from low-voltage detection:

- McuHvLvd1Notification specifies the function for notifying the error from HVLVD1.
- McuHvLvd2Notification specifies the function for notifying the error from HVLVD2.

Note:

Notifications must be declared and defined outside the MCU module. The file containing the declarations must be included using McuIncludeFile.

## 4.4 MCU DEM event parameter references

The McuDemEventParameterRefs container has the following parameters to configure DEM event notification:

- MCU E CLOCK FAILURE refers to the configured DEM event to report "Clock source failure".
- MCU E RESET FAILURE refers to the configured DEM event to report "Reset failure".

## 4.5 MCU clock setting configuration

The McuClockSettingConfig container has the following parameters to configure the clock:

- McuClockSettingId is a logical ID of the clock setting. This value will be assigned to the following symbolic names:
  - The symbolic name derived from the McuClockSettingConfig container short name is prefixed with "McuConf\_McuClockSettingConfig\_".
  - Example:

McuConf McuClockSettingConfig McuClockSettingConfig 0.

Note: In the same McuModuleConfiguration container, McuClockSettingId must be unique and consecutive.

• McuUnlockWatchdogEnable enables unlocking the watchdog once before setting the LF clock and ILOO clock.

Note: If McuUnlockWatchdogEnable is FALSE, setting of the LF clock and ILOO clock will be skipped when watchdog is locked.

• McuClockCoreAssignment specifies the reference to the McuCoreConfiguration for assigning the core to McuClockSettingConfig.

## TRAVEO™ T2G family

# infineon

### **4 EB tresos Studio configuration interface**

Note:

McuClockCoreAssignment must have a valid reference to McuCoreConfiguration.

The value of McuClockCoreAssignment must be same for all McuClockSettingConfig.

The MCU clock configuration holds the following containers.

- McuClocksIn (see section 4.5.1 MCU clock input)
- McuClockSettings (see section 4.5.2 MCU clock settings)
- McuClockReferencePoint (see section 4.5.3 MCU clock reference point)

Note: The acceptable frequency range of each clock shown in the following sections depends on the

subderivative. For more information about the derivative-dependent clock frequency, see the

hardware technical reference manual or datasheet.

Note: If each clock is disabled, its frequency will be set to 0.0 (in Hz).

Note: As the number of clock configuration increases, the duration of critical section in  $Mcu\ Init()$ ,

Mcu InitClock(), and Mcu SetMode() will be longer.

## 4.5.1 MCU clock input

The McuClocksIn container has the following parameters to configure input clocks:

• McuImoEnable enables or disables the IMO clock.

Note: This parameter must be set to TRUE at all times for all functions to work properly.

• McuImoFrequency specifies the frequency of the IMO clock (in Hz).

Note: If McuImoEnable is FALSE, this parameter must be set to 0.0 (in Hz).

- McuExtFrequency specifies the frequency of the external clock (in Hz).
- McuAlthfFrequency specifies the frequency of the ALTHF clock (in Hz).

Note: If ALTHF clock is not supported by the derivative, this parameter must be set to 0.0 (in Hz).

• McuAltlfFrequency specifies the frequency of the ALTLF clock (in Hz).

Note: If ALTLF clock is not supported by the derivative, this parameter must be set to 0.0 (in Hz).

• McuDsiOut<n>Frequency (<n> = 0 ... 15) specifies the frequency of the DSI output <n> clock (in Hz).

Note: McuDsiOut<n>Frequency is available only if each DSI mux is supported by the derivative.

The MCU clock input configuration holds the following containers:

- McuEcoSettings (see section 4.5.1.1 MCU ECO clock settings)
- MculpEcoSettings (see section 4.5.1.4 MCU LPECO clock settings)
- McuIloSettings (see section 4.5.1.6 MCU ILO clock settings)
- McuWcoSettings (see section 4.5.1.8 MCU WCO clock settings)

## TRAVEO™ T2G family

**4 EB tresos Studio configuration interface** 



## 4.5.1.1 MCU ECO clock settings

The McuEcoSettings container has the following parameters to configure the ECO clock:

- McuEcoEnable enables or disables the ECO clock.
- McuAgcEnable enables or disables automatic gain control.
- McuEcoAmpStabilizationTimeout specifies the timeout count value used when verifying whether the ECO clock has stabilized.
  - 1 4294967295: Timeout count value used when verifying whether the ECO clock has stabilized.

Note: Even if McuEcoAmpStabilizationTimeout is deactivated, the ECO clock status will be checked once.

• McuEcoFrequency specifies the frequency of the ECO clock oscillator (in Hz).

Note: If McuEcoEnable is FALSE, this parameter must be set to 0.0 (in Hz).

The MCU ECO clock settings configuration holds the following containers:

- McuEcoPrescalerSettings (see section 4.5.1.2 MCU ECO prescaler settings)
- McuEcoTrimSettings (see section 4.5.1.3 MCU ECO trim settings)

## 4.5.1.2 MCU ECO prescaler settings

Use the following parameters to configure the ECO prescaler:

- McuEcoPrescalerEnable enables or disables the ECO prescaler.
- McuEcoPrescalerValue specifies the ECO prescaler value.
  - 1 1024.99609375: ECO prescaler value.
- McuEcoPrescalerEnableTimeout specifies the timeout count value used when verifying whether the ECO prescaler is enabled.
  - 1 4294967295: Timeout count value used when verifying whether the ECO prescaler is enabled.

Note: Even if McuEcoPrescalerEnableTimeout is deactivated, the ECO prescaler status will be checked once.

• McuEcoPrescaledFrequency specifies the frequency of the prescaled ECO clock (in Hz).

Note: McuEcoPrescaledFrequency automatically displays the resulting frequency calculated by the

following formula: McuEcoPrescaledFrequency = McuEcoFrequency/

McuEcoPrescalerValue

## TRAVEO™ T2G family

### **4 EB tresos Studio configuration interface**



## 4.5.1.3 MCU ECO trim settings

The McuEcoTrimSettings container has the following parameters to configure the ECO clock trim setting:

- McuEcoAmplitudeTrimValue specifies the ECO amplitude trim value to set the crystal drive level.
  - MCU ECO AMPLITUDE TRIM VP LESS THAN 0 35V: ECO amplitude trim when Vp < 0.35 [V].
  - MCU ECO AMPLITUDE TRIM VP LESS THAN 0 40V: ECO amplitude trim when Vp < 0.40 [V].
  - ...
- McuEcoFeedbackResistorTrimValue specifies the ECO feedback resistor trim value.
  - 0 3: ECO feedback resistor trim value.
- McuEcoFilterTrimValue specifies the ECO low-pass filter frequency trim value.
  - 0 3: ECO low-pass filter frequency trim value.
- McuEcoGainTrimValue specifies the ECO amplifier gain trim value.
  - 0 7: ECO amplifier gain trim value.
- McuEcoWatchdogTrimValue specifies the ECO watchdog trim value.
  - MCU ECO WATCHDOG TRIM VP GREATER THAN 0 05V: ECO watchdog trim when Vp > 0.05 [V].
  - MCU\_ECO\_WATCHDOG\_TRIM\_VP\_GREATER\_THAN\_0\_10V: ECO watchdog trim when Vp > 0.10 [V].

## 4.5.1.4 MCU LPECO clock settings

The MculpEcoSettings container has the following parameters to configure the LPECO clock:

- MculpEcoEnable enables or disables the LPECO clock.
- MculpEcoStopForUpdate enables or disables stopping the LPECO clock once before setting.

Note: If MculpEcoStopForUpdate is FALSE, setting of the LPECO clock will be skipped when it is running.

• MculpEcoAmplitudeDetectorEnable enables or disables the minimum amplitude detector for the LPECO clock.

Note: If the minimum amplitude detector is enabled, it is also checked that amplitude is sufficient for LPECO stabilization.

- MculpEcoMaximumAmplitude specifies the LPECO maximum oscillation amplitude.
  - MCU LPECO AMPLITUDE 1 35V: LPECO maximum oscillation amplitude 1.35 [V].
  - MCU LPECO AMPLITUDE 1 80V: LPECO maximum oscillation amplitude 1.80 [V].
- MculpEcoLoadCapacitanceRange specifies the LPECO load capacitance range of the crystal.
  - MCU\_LPECO\_LOAD\_CAPACITANCE\_TO\_10PF: LPECO load capacitance range [5 pF 10 pF].
  - MCU LPECO LOAD CAPACITANCE TO 15PF: LPECO load capacitance range (10 pF 15 pF].
  - MCU LPECO LOAD CAPACITANCE TO 20PF: LPECO load capacitance range (15 pF 20 pF].
  - MCU LPECO LOAD CAPACITANCE TO 25PF: LPECO load capacitance range (20 pF 25 pF].
- MculpEcoAmpStabilizationTimeout specifies the timeout count value used when verifying that the LPECO clock has stabilized.
  - 1 4294967295: Timeout count value used when verifying that the LPECO clock has stabilized.

## TRAVEO™ T2G family

# infineon

## **4 EB tresos Studio configuration interface**

Note: Even if MculpEcoAmpStabilizationTimeout is deactivated, the LPECO clock status will be checked once.

• MculpEcoFrequency specifies the frequency of the LPECO clock oscillator (in Hz).

Note: If MculpEcoEnable is FALSE, this parameter must be set to 0.0 (in Hz).

The MCU LPECO clock settings configuration holds the following container:

• MculpEcoPrescalerSettings (see section 4.5.1.5 MCU LPECO prescaler settings)

## 4.5.1.5 MCU LPECO prescaler settings

Use the following parameters to configure the LPECO prescaler:

- MculpEcoPrescalerEnable enables or disables the LPECO prescaler.
- MculpEcoPrescalerValue specifies the LPECO prescaler value.
  - 1 1024.99609375: LPECO prescaler value.
- MculpEcoPrescalerEnableTimeout specifies the timeout count value used when verifying that the LPECO prescaler is enabled.
  - 1 4294967295: Timeout count value used when verifying that the LPECO prescaler is enabled.

Note: Even if MculpEcoPrescalerEnableTimeout is deactivated, the LPECO prescaler status will be checked once.

• MculpEcoPrescaledFrequency specifies the frequency of the prescaled LPECO clock (in Hz).

Note: MculpEcoPrescaledFrequency automatically displays the resulting frequency calculated by

the following formula:

McuLpEcoPrescaledFrequency = McuLpEcoFrequency / McuLpEcoPrescalerValue

## 4.5.1.6 MCU ILO clock settings

The McuIloSettings container has the following parameters to configure the ILO clocks:

- McuIloOEnable enables or disables the ILOO clock.
- McuIloOOnBackupEnable enables or disables the ILOO remaining on if the backup domain is supported by the derivative.
- McuIloOMonitorEnable enables or disables the internal ILOO clock monitoring circuit.

Note: This parameter must be set to FALSE as the ILOO clock monitoring feature is no longer supported.

• McuIloOFrequency specifies the frequency of the ILOO clock oscillator (in Hz).

Note: If McuIloOEnable is FALSE, this parameter must be set to 0.0 (in Hz).

The MCU ILO clock settings configuration holds the following container:

• McuIlo1Settings (see section 4.5.1.7 MCU ILO1 clock settings)

## TRAVEO™ T2G family

**4 EB tresos Studio configuration interface** 



## 4.5.1.7 MCU ILO1 clock settings

The McuIlo1Settings container has the following parameters to configure the ILO1 clock:

- McuIlo1Enable enables or disables the ILO1 clock.
- McuIlo1MonitorEnable enables or disables the internal ILO1 clock monitoring circuit.

Note: This parameter must be set to FALSE as the ILO1 clock monitoring feature is no longer supported.

• McuIlo1Frequency specifies the frequency of the ILO1 clock oscillator (in Hz).

Note: If McuIlo1Enable is FALSE, this parameter must be set to 0.0 (in Hz).

## 4.5.1.8 MCU WCO clock settings

The McuWcoSettings container has the following parameters to configure the WCO clock:

- McuWcoEnable enables or disables the WCO clock.
- McuWcoStopForUpdate enables or disables stopping the WCO clock once before setting.

Note: If McuWcoStopForUpdate is FALSE, setting of the WCO clock will be skipped when it is running.

- McuWcoType specifies the type of board-level connections to the WCO pins.
  - MCU WCO WATCH CRYSTAL: Watch crystal
  - MCU WCO CLOCK SIGNAL: Clock signal
- McuWcoPrescaler specifies the prescaler for real-time clock. This parameter can be set when McuWcoEnable is TRUE and McuWcoType is MCU\_WCO\_CLOCK\_SIGNAL.
  - MCU WCO SQUAREWAVE 32768HZ: 32768-Hz square wave.
  - MCU WCO SINEWAVE 60HZ: 60-Hz sine wave.
  - MCU WCO SINEWAVE 50HZ: 50-Hz sine wave.

Note: The valid range of McuWcoPrescaler is device-specific. See the hardware register technical reference manual for details.

- McuWcoStabilizationTimeout specifies the timeout count value used when verifying that the WCO clock has stabilized.
  - 1 4294967295: Timeout count value used when verifying that the WCO clock has stabilized.

Note: Even if McuWcoStabilizationTimeout is deactivated, the WCO clock status will be checked once.

• McuWcoFrequency specifies the frequency of the WCO clock oscillator (in Hz).

Note: If McuWcoEnable is FALSE, this parameter must be set to 0.0 (in Hz).

## TRAVEO™ T2G family

## 4 EB tresos Studio configuration interface



## 4.5.2 MCU clock settings

The McuClockSettings container holds the configurations for clock common settings:

- McuPclkEnableTimeout specifies the timeout count value used when verifying that the PCLK has enabled. This parameter is not used.
  - 1 4294967295: Timeout count value used when verifying that the PCLK has enabled.
- McuPeriGroupBusTransferTimeout specifies the AHB-Lite bus transfer timeout value in the peripheral group clock cycle.
  - 0 65534: AHB-Lite bus transfer timeout value.
- McuBackupClockSource specifies the source clock of the backup clock.
  - MCU CLOCK WCO: WCO clock.
  - MCU CLOCK ALTBAK: Alternate backup domain clock (LF clock).
  - MCU CLOCK ILOO: ILOO clock.
  - MCU\_CLOCK\_LPECO PRESCALE: Prescaled LPECO.
- McuBackupClockFrequency is the frequency of the backup clock (in Hz).

Note: McuBackupClockFrequency automatically displays the resulting frequency calculated by the

following formula:

McuBackupClockFrequency = The frequency of the clock specified by McuBackupClockSource

• McuFastOClockFrequency is the frequency of the fast O clock (in Hz).

Note: McuFast0ClockFrequency automatically displays the resulting frequency calculated by the

following formula:

If the device supports Arm® Cortex®-M4 CPU, McuFast0ClockFrequency = (The value of

McuClockRootFrequency for which the corresponding McuClockRoot is set to

MCU CLOCK ROOTO) / McuFastOClockDivision

If the device supports Arm® Cortex®-M7 CPU, McuFast0ClockFrequency = (The value of

McuClockRootFrequency for which the corresponding McuClockRoot is set to

MCU CLOCK ROOT1) / McuFast0ClockDivision

- McuFast0ClockDivision specifies the division value of the fast 0 clock.
  - 1.0 256.96875: Fast 0 clock division value.

Note: Fractional value cannot be configured on some subderivatives.

• McuFast1ClockFrequency is the frequency of the fast 1 clock (in Hz).

Note: McuFast1ClockFrequency automatically displays the resulting frequency calculated by the

following formula:

McuFast1ClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOT1) / McuFast1ClockDivision

- McuFast1ClockDivision specifies the division value of the fast 1 clock.
  - 1.0 256.96875: Fast 1 clock division value.
- McuFast2ClockFrequency is the frequency of the fast 2 clock (in Hz).

## TRAVEO™ T2G family

# infineon

## **4 EB tresos Studio configuration interface**

Note: McuFast2ClockFrequency automatically displays the resulting frequency calculated by

following formula:

McuFast2ClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOT1) / McuFast2ClockDivision

• McuFast2ClockDivision specifies the division value of the fast 2 clock.

- 1.0 - 256.96875: Fast 2 clock division value.

• McuFast3ClockFrequency is the frequency of the fast 3 clock (in Hz).

Note: McuFast3ClockFrequency automatically displays the resulting frequency calculated by

following formula:

 $\label{lockroot} \textit{McuFast3ClockFrequency} = \textit{(The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU_CLOCK_ROOT1) / McuFast3ClockDivision}$ 

• McuFast3ClockDivision specifies the division value of the fast 3 clock.

- 1.0 - 256.96875: Fast 3 clock division value.

McuSlowClockFrequency is the frequency of the slow clock (in Hz).

Note: McuSlowClockFrequency automatically displays the resulting frequency calculated by the

following formula:

If the device supports Arm® Cortex®-M4 CPU, McuSlowClockFrequency =

McuPeriClockFrequency/McuSlowClockDivision

If the device supports Arm® Cortex®-M7 CPU, McuSlowClockFrequency =

McuMemClockFrequency/McuSlowClockDivision

• McuSlowClockDivision specifies the division value of the slow clock.

- 1 - 256: Slow clock division value.

• McuPeriClockFrequency is the frequency of the peripheral clock (in Hz).

Note: McuPeriClockFrequency automatically displays the resulting frequency calculated by the

following formula:

McuPeriClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOTO) / McuPeriClockDivision

• McuPeriClockDivision specifies the division value of the peripheral clock.

- 1 - 256: Peripheral clock division value.

McuMemClockFrequency is the frequency of the memory clock (in Hz).

Note: McuMemClockFrequency automatically displays the resulting frequency calculated by the

following formula:

McuMemClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU\_CLOCK\_ROOTO) / McuMemClockDivision

• McuMemClockDivision specifies the division value of the memory clock.

1 - 256: Memory clock division value.

McuTrcDbgClockFrequency is the frequency of the trace and debug clock (in Hz).

## TRAVEO™ T2G family

## infineon

## **4 EB tresos Studio configuration interface**

Note:

McuTrcDbgClockFrequency automatically displays the resulting frequency calculated by the following formula:

McuTrcDbgClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOT0) / McuTrcDbgClockDivision

- McuTrcDbgClockDivision specifies the division value of the trace and debug clock.
  - 1 256: Trace and debug clock division value.
- McuFlashWaitCycle specifies the wait cycle for accessing the flash memory.
  - 0 15: Wait cycle for accessing the flash memory.
- McuFlash1WaitCycle specifies the wait cycle for accessing the FLASH1 memory.
  - 0 15: Wait cycle for accessing the FLASH1 memory.
- McuFastRomWaitCycle specifies the wait cycle for accessing the ROM on the fast clock domain.
  - 0 3: Wait cycle for accessing the ROM on the fast clock domain.
- McuSlowRomWaitCycle specifies the wait cycle for accessing the ROM on the slow clock domain.
  - 0 3: Wait cycle for accessing the ROM on the slow clock domain.
- McuFastRamOWaitCycle specifies the wait cycle for accessing the RAMO on the fast clock domain.
  - 0 3: Wait cycle for accessing the RAMO on the fast clock domain.
- McuSlowRamOWaitCycle specifies the wait cycle for accessing the RAMO on the slow clock domain.
  - 0 3: Wait cycle for accessing the RAMO on the slow clock domain.
- McuFastRam1WaitCycle specifies the wait cycle for accessing the RAM1 on the fast clock domain.
  - 0 3: Wait cycle for accessing the RAM1 on the fast clock domain.
- McuSlowRamlWaitCycle specifies the wait cycle for accessing the RAM1 on the slow clock domain.
  - 0 3: Wait cycle for accessing the RAM1 on the slow clock domain.
- McuFastRam2WaitCycle specifies the wait cycle for accessing the RAM2 on the fast clock domain.
  - 0 3: Wait cycle for accessing the RAM2 on the fast clock domain.
- McuSlowRam2WaitCycle specifies the wait cycle for accessing the RAM2 on the slow clock domain.
  - 0 3: Wait cycle for accessing the RAM2 on the slow clock domain.
- $\bullet \quad \texttt{McuCsvReferenceClock} \ \textbf{specifies the reference clock of the clock supervisor.}$ 
  - MCU CLOCK IMO: IMO clock
  - MCU CLOCK EXTCLK: External clock
  - MCU CLOCK ECO: ECO clock
  - MCU CLOCK ALTHF: ALTHF clock

## The MCU clock settings configuration holds the following containers:

- McuClockPathSettings (see section 4.5.2.1 MCU clock path settings)
- McuFllSettings (see section 4.5.2.2 MCU FLL clock settings)
- McuPllSettings (see section 4.5.2.3 MCU PLL clock settings)
- McuSscgPllSettings (see section 4.5.2.4 MCU SSCG PLL clock settings)
- McuClockRootSettings (see section 4.5.2.5 MCU clock root settings)
- McuPclkGroupSettings (see section 4.5.2.6 MCU PCLK group settings)
- McuPeriGroupSettings (see section 4.5.2.9 MCU peripheral group settings)
- McuLfClockSettings (see section 4.5.2.11 MCU LF clock settings)

## TRAVEO™ T2G family

## **4 EB tresos Studio configuration interface**



- McuPumpClockSettings (see section 4.5.2.12 MCU pump clock settings)
- McuTimerClockSettings (see section 4.5.2.13 MCU timer clock settings)
- McuClockOutputSettings (see section 4.5.2.14 MCU clock output settings)
- McuCsvSettings (see section 4.5.2.15 MCU clock supervisor settings)

#### 4.5.2.1 MCU clock path settings

The McuClockPathSettings container has the following parameters to configure the clock path:

- McuClockPath specifies the clock path.
  - MCU CLOCK PATH<n>: Clock path<n> (<n> = 0 ... 15).

Note: *In the same* McuClockSettingConfig container, McuClockPath must be unique.

Selectable clock paths depend on the subderivative. The clock path not used for FLL clock, PLL Note: clock, and SSCG PLL clock can be set.

McuClockPathFrequency is the frequency of the clock path specified by McuClockPath (in Hz).

McuClockPathFrequency automatically displays the resulting frequency calculated by the Note:

following formula:

McuClockPathFrequency = (The frequency of the clock specified by McuClockPathSource)

- McuClockPathSource specifies the source clock for the clock path specified by McuClockPath.
  - MCU CLOCK IMO: IMO clock
  - MCU CLOCK EXTCLK: External clock
  - MCU CLOCK ECO: ECO clock
  - MCU CLOCK LPECO: LPECO clock
  - MCU CLOCK ILOO: ILOO clock
  - MCU CLOCK ILO1: ILO1 clock
  - MCU\_CLOCK\_WCO: WCO clock
  - MCU CLOCK ALTHF: ALTHF clock
  - MCU CLOCK ALTLF: ALTLF clock
  - MCU CLOCK DSI<n>: DSI output<n> clock (<n> = 0 ... 15).

Note: Selectable source clocks depend on the subderivative.

#### MCU FLL clock settings 4.5.2.2

The McuFilSettings container has the following parameters to configure the FLL clock:

• McuFllEnable enables or disables the FLL clock.

Note: If this parameter is TRUE, McuFllCcoEnable must be set to TRUE.

McuFllStopForUpdate enables or disables to stop the FLL clock once before setting.

## TRAVEO™ T2G family

# **(infineon**

## **4 EB tresos Studio configuration interface**

Note: If McuFllStopForUpdate is FALSE, setting of the FLL clock will be skipped when it is running.

McuFllAutoDistributeEnable enables or disables the automatic distribution of the FLL clock.

Note: If McuFllEnable is TRUE, this parameter should be set to TRUE.

- McuFllAutoDistributeType specifies the automatic distribution type of the FLL clock.
  - MCU\_DISTRIBUTE\_AFTER\_LOCKED: The FLL clock will be automatically distributed after being locked. If
    it is unlocked after being locked, it will be switched to its reference input clock automatically (bypass
    mode).
  - MCU\_DISTRIBUTE\_ONLY\_LOCKED: The FLL clock will be automatically distributed after being locked. If it is unlocked after being locked, it will be gated OFF.

Note: If McufllEnable is TRUE, this parameter should be set to MCU DISTRIBUTE AFTER LOCKED.

- McuFllStabilizationTimeout specifies the timeout count value used when verifying whether the FLL clock has stabilized.
  - 1 4294967295: Timeout count value used when verifying whether the FLL clock has stabilized.
- McuFllFrequency is the frequency of the FLL clock (in Hz).

Note: McuFllFrequency automatically displays the resulting frequency calculated by the following formula:

McuFllFrequency = ((The frequency of the clock specified by McuFllSource/ McuFllReferenceDivision) \* McuFllMultiplication) / McuFllOutputDivision

- McuFllSource specifies the source clock of the FLL clock:
  - MCU CLOCK IMO: IMO clock
  - MCU CLOCK EXTCLK: External clock
  - MCU CLOCK ECO: ECO clock
  - MCU CLOCK LPECO: LPECO clock
  - MCU CLOCK ILOO: ILOO clock
  - MCU CLOCK ILO1: ILO1 clock
  - MCU CLOCK WCO: WCO clock
  - MCU CLOCK ALTHF: ALTHF clock
  - MCU CLOCK ALTLF: ALTLF clock
  - MCU CLOCK DSI<n>: DSI output <n> clock (<n> = 0 ... 15)

Note: Selectable source clocks depend on the subderivative.

- McuFllReferenceDivision specifies the reference division value of the FLL clock.
  - 1 8191: FLL clock reference division value.
- McuFllOutputDivision specifies the output division value of the FLL clock.
  - 1 2: FLL clock output division value.
- McuFllMultiplication specifies the multiplication value of the FLL clock.
  - 0 262143: FLL clock multiplication value.

## TRAVEO™ T2G family

## infineon

## **4 EB tresos Studio configuration interface**

- McuFllCcoEnable enables or disables the CCO.
- McuFllCcoOffset specifies the allowed maximum value of the CCO offset.
  - 0 255: CCO offset allowed maximum value.
- McuFllCcoAutoUpdateDisable enables or disables the CCO frequency update by the FLL hardware.
- McuFllCcoFrequencyCode specifies the CCO frequency code.
  - 0 511: CCO frequency code.
- McuFllCcoStabilizationTimeout specifies the timeout count value used when verifying whether the CCO has stabilized.
  - 1 4294967295: Timeout count value used when verifying that the CCO has stabilized.

Note: Even if McuFllCcoStabilizationTimeout is deactivated, the CCO status will be checked once.

- McuFllLockTolerance specifies the lock tolerance, which is the error threshold when the FLL output is considered locked to the reference input.
  - 1 256: Lock tolerance value.
- McuFllUpdateTolerance specifies the update tolerance, which is the error threshold for when the FLL will update the CCO frequency settings.
  - 0 254: Update tolerance value.
- McuFllSettlingCount specifies the number of undivided reference clock cycles to wait after changing the CCO trim until the loop measurement restarts.
  - 0 8191: Reference clock cycle.
- McuFllLoopFilterIGain specifies the FLL loop filter integral gain setting.
  - MCU\_FLL\_LOOP\_FILTER GAIN 1 BY 256:1/256
  - MCU FLL LOOP FILTER GAIN 1 BY 128:1/128
- McuFllLoopFilterPGain specifies the FLL loop filter proportional gain setting.
  - MCU FLL LOOP FILTER GAIN 1 BY 256: 1/256
  - MCU FLL LOOP FILTER GAIN 1 BY 128: 1/128

## 4.5.2.3 MCU PLL clock settings

The McuPllSettings container has the following parameters to configure the PLL clock:

- McuPllType specifies the PLL clock.
  - MCU CLOCK PLL<n>: PLL<n> clock (<n> = 0 ... 14).

Note: In the same McuClockSettingConfig container, McuPllType must be unique.

Selectable PLL clocks depend on the subderivative.

- McuPllEnable enables or disables the PLL clock specified by McuPllType.
- McuPllStopForUpdate enables or disables stopping the PLL clock specified by McuPllType once before setting.

Note: If McuPllStopForUpdate is FALSE, setting the PLL clock specified by McuPllType will be skipped when it is running.

## TRAVEO™ T2G family

## infineon

## **4 EB tresos Studio configuration interface**

• McuPllAutoDistributeEnable enables or disables the automatic distribution of the PLL clock specified by McuPllType.

Note:

If McuPllAutoDistributeEnable is TRUE, the PLL clock specified by McuPllType will be automatically distributed after locked and the manual distribution process in Mcu DistributePllClock() will be skipped.

- McuPllAutoDistributeType specifies the automatic distribution type of the PLL clock specified by McuPllType.
  - MCU\_DISTRIBUTE\_AFTER\_LOCKED: The PLL clock specified by McuPllType will be automatically distributed after locked. If it becomes unlocked after locked, it will be automatically switched to its reference input clock (bypass mode).
  - MCU\_DISTRIBUTE\_ONLY\_LOCKED: The PLL clock specified by McuPllType will be automatically distributed after locked. If it becomes unlocked after locked, it will be gated OFF.
- McuPllStabilizationTimeout specifies the timeout count value used when verifying the PLL clock specified by McuPllType has stabilized.
  - 1 4294967295: Timeout count value used when verifying that the PLL clock has stabilized.
- McuPllFrequency is the frequency of the PLL clock (in Hz).

Note:

McuPllFrequency automatically displays the resulting frequency calculated by the following formula:

McuPllFrequency = ((The frequency of the clock specified by McuPllSource/ McuPllReferenceDivision) \* McuPllFeedbackDivision) / McuPllOutputDivision

- McuPllSource specifies the source clock of the PLL clock specified by McuPllType.
  - MCU CLOCK IMO: IMO clock.
  - MCU CLOCK EXTCLK: External clock.
  - MCU CLOCK ECO: ECO clock.
  - MCU CLOCK LPECO: LPECO clock.
  - MCU CLOCK ILOO: ILOO clock.
  - MCU CLOCK ILO1: ILO1 clock.
  - MCU CLOCK WCO: WCO clock.
  - MCU CLOCK ALTHF: ALTHF clock.
  - MCU\_CLOCK\_ALTLF: ALTLF clock.
  - MCU\_CLOCK\_DSI<n>: DSI output <n> clock (<n> = 0 ... 15).

Note: Selectable source clocks depend on the subderivative.

- McuPllReferenceDivision specifies the reference division value of the PLL clock specified by McuPllType.
  - 1 20: PLL clock reference division value.
- McuPllOutputDivision specifies the output division value of the PLL clock specified by McuPllType.
  - 2 16: PLL clock output division value.
- McuPllFeedbackDivision specifies the feedback division value of the PLL clock specified by McuPllType.

## TRAVEO™ T2G family

# infineon

## **4 EB tresos Studio configuration interface**

- 22 112: PLL clock feedback division value.
- McuPllLockSensitivity specifies the sensitivity of the lock detection of the PLL clock specified by McuPllType.
  - MCU LOCK SENSITIVITY NORMAL: Normal sensitivity.
  - MCU LOCK SENSITIVITY REDUCED: Reduced sensitivity.

## 4.5.2.4 MCU SSCG PLL clock settings

The McuSscgPllSettings container has the following parameters to configure the SSCG PLL clock:

- McuSscgPllType specifies the SSCG PLL clock.
  - MCU CLOCK SSCG PLL<n>: SSCG PLL<n> clock (<n> = 0 ... 14).

Note: In the same McuClockSettingConfig container, McuSscgPllType must be unique.

Note: Selectable SSCG PLL clock depend on the subderivative.

- McuSscqPllEnable enables or disables the SSCG PLL clock specified by McuSscqPllType.
- McuSscgPllStopForUpdate enables or disables to stop SSCG PLL clock specified by McuSscgPllType once before setting.

Note: If McuSscgPllStopForUpdate is FALSE, setting the SSCG PLL clock specified by McuSscgPllType will be skipped when it is running.

• McuSscgPllAutoDistributeEnable enables or disables the automatic distribution of the SSCG PLL clock specified by McuSscgPllType.

Note:

If McuSscgPllAutoDistributeEnable is TRUE, the SSCG PLL clock specified by McuSscgPllType will be automatically distributed after locked and the manual distribution process in Mcu DistributePllClock() will be skipped.

- McuSscgPllAutoDistributeType specifies the automatic distribution type of the SSCG PLL clock specified by McuPllType.
  - MCU\_DISTRIBUTE\_AFTER\_LOCKED: The SSCG PLL clock specified by McuSscgPllType will be
    automatically distributed after locked. If it becomes unlocked after locked, it will be automatically
    switched to its reference input clock (bypass mode).
  - MCU\_DISTRIBUTE\_ONLY\_LOCKED: The SSCG PLL clock specified by McuSscgPllType will be automatically distributed after locked. If it becomes unlocked after locked, it will be gated OFF.
- McuSscgPllStabilizationTimeout specifies the timeout count value used when verifying the SSCG PLL clock specified by McuSscgPllType has stabilized.
  - 1 4294967295: Timeout count value used when verifying that the SSCG PLL clock has stabilized.
- McuSscgPllFrequency is the frequency of the SSCG PLL clock (in Hz).

Note: McuSscgPl1Frequency automatically displays the resulting frequency calculated by the

following formula:

McuSscgPllFrequency = ((The frequency of the clock specified by McuSscgPllSource/

McuSscqPllReferenceDivision) \* McuSscqPllFeedbackDivision) /

McuSscgPllOutputDivision

## TRAVEO™ T2G family

# infineon

## **4 EB tresos Studio configuration interface**

Note: If McuSscgPllModulationEnable is TRUE, McuSscgPllFrequency displays the average of the modulated frequencies.

- McuSscqPllSource specifies the source clock of the SSCG PLL clock specified by McuSscqPllType.
  - MCU CLOCK IMO: IMO clock.
  - MCU CLOCK EXTCLK: External clock.
  - MCU CLOCK ECO: ECO clock.
  - MCU CLOCK LPECO: LPECO clock.
  - MCU CLOCK ILOO: ILOO clock.
  - MCU CLOCK ILO1: ILO1 clock.
  - MCU CLOCK WCO: WCO clock.
  - MCU CLOCK ALTHF: ALTHF clock.
  - MCU CLOCK ALTLF: ALTLF clock.
  - MCU CLOCK DSI<n>: DSI output<n> clock (<n> = 0 ... 15).

Note: Selectable source clocks depend on the subderivative.

- McuSscgPllReferenceDivision specifies the reference division value of the SSCG PLL clock specified by McuSscgPllType.
  - 1 16: SSCG PLL clock reference division value.
- McuSscgPllOutputDivision specifies the output division value of the SSCG PLL clock specified by McuSscgPllType.
  - 2 16: SSCG PLL clock output division value.
- McuSscgPllFeedbackDivision specifies the feedback division value of the SSCG PLL clock specified by McuSscgPllType.
  - 16.0 200.999999940395355: SSCG PLL clock feedback division value.
- McuSscgPllLockSensitivity specifies the sensitivity of the lock detection of the SSCG PLL clock specified by McuSscgPllType.
  - MCU LOCK SENSITIVITY INTEGER: Integer divider mode without spreading.
  - MCU LOCK SENSITIVITY FRACTIONAL OR SPREADING: Fractional divider mode or spreading mode.
- McuSscgPllFractionalDivisionEnable enables or disables the fractional feedback division of the SSCG PLL clock specified by McuSscgPllType.
- McuSscgPllFractionalDivisionDitheringEnable enables or disables the dithering for the fractional feedback division of the SSCG PLL clock specified by McuSscgPllType.
- McuSscgPllModulationEnable enables or disables the SSCG modulation of the SSCG PLL clock specified by McuSscgPllType.
- McuSscgPllModulationMode specifies the SSCG modulation mode of the SSCG PLL clock specified by McuSscgPllType.
  - MCU\_SSCG\_MODE\_DOWN SPREAD: Down spread mode.
- McuSscgPllModulationDepth specifies the SSCG modulation depth of the SSCG PLL clock specified by McuSscgPllType as a percentage of the non-modulated clock.
  - MCU\_SSCG\_DEPTH\_0\_5 PERCENT: -0.5% for down spread mode.
  - MCU\_SSCG\_DEPTH\_1\_0\_PERCENT: -1.0% for down spread mode.
  - MCU SSCG DEPTH 2 0 PERCENT: -2.0% for down spread mode.

## TRAVEO™ T2G family

## infineon

#### 4 EB tresos Studio configuration interface

- MCU SSCG DEPTH 3 0 PERCENT: -3.0% for down spread mode.
- McuSscgPllModulationRate specifies the SSCG modulation rate of the SSCG PLL clock specified by McuSscgPllType.
  - MCU SSCG RATE FPFD BY 4096: Modulation rate is fPFD / 4096.
  - MCU SSCG RATE FPFD BY 2048: Modulation rate is fPFD / 2048.
  - MCU SSCG RATE FPFD BY 1024: Modulation rate is fPFD / 1024.
  - MCU SSCG RATE FPFD BY 512: Modulation rate is fPFD / 512.
  - MCU SSCG RATE FPFD BY 256: Modulation rate is fPFD / 256.

Note: Configuring MCU\_SSCG\_RATE\_FPFD\_BY\_256 is possible only when fPFD is 8 MHz.

• McuSscgPllModulationDitheringEnable enables or disables the dithering for the SSCG modulation of the SSCG PLL clock specified by McuSscgPllType.

Note: McuSscgPllModulationDitheringEnable is not supported and is always disabled.

## 4.5.2.5 MCU clock root settings

The McuClockRootSettings container has the following parameters to configure the clock root:

- McuClockRoot specifies the clock root.
  - MCU\_CLOCK\_ROOT<n>: clock root <n> (<n> = 0 ... 15).

Note: In the same McuClockSettingConfig container, McuClockRoot must be unique.

Selectable clock roots depend on the subderivative.

• McuClockRootEnable enables or disables the clock root specified by McuClockRoot.

Note: If McuClockRoot is MCU CLOCK ROOTO, McuClockRootEnable must be set to TRUE.

• McuClockRootFrequency is the frequency of the clock root specified by McuClockRoot (in Hz).

Note: McuClockRootFrequency automatically displays the resulting frequency calculated by the

following formula:

McuClockRootFrequency = (The frequency of the clock specified by McuClockRootSource) /

 ${\it McuClockRootDivision}$ 

- McuClockRootSource specifies the source clock of the current clock root.
  - MCU CLOCK FLL: FLL clock.
  - MCU\_CLOCK\_SSCG\_PLL: SSCG PLL clock.
  - MCU CLOCK PLL: PLL clock.
  - MCU CLOCK PATH: Clock path.
  - MCU CLOCK IMO: IMO clock
- McuClockRootSscgPllRef selects the SSCG PLL clock from McuSscgPllSettings to refer as the source clock of the clock root specified by McuClockRoot.

### TRAVEO™ T2G family



#### **4 EB tresos Studio configuration interface**

Note: This parameter is available only if McuClockRootSource is MCU\_CLOCK\_SSCG\_PLL.

• McuClockRootPllRef selects the PLL clock from McuPllSettings to refer as the source clock of the clock root specified by McuClockRoot.

Note: This parameter is available only if McuClockRootSource is MCU CLOCK PLL.

• McuClockRootPathRef selects the clock path from McuClockPathSettings to refer as the source clock of the clock root specified by McuClockRoot.

Note: This parameter is available only if McuClockRootSource is MCU CLOCK PATH.

- McuClockRootDivision specifies the division value of the clock root specified by McuClockRoot.
  - MCU CLK DIV 1: Divided by 1.
  - MCU CLK DIV 2: Divided by 2.
  - MCU CLK DIV 4: Divided by 4.
  - MCU CLK DIV 8: Divided by 8.

Note:

According to the hardware silicon errata 237, when using B-H-8M and B-H-16M devices, CLK\_HF4 and CLK\_HF5 must have the same PLL frequency if used together as they share a common clock source.

For restrictions other than MCAL, please refer to the errata.

## 4.5.2.6 MCU PCLK group settings

The McuPclkGroupSettings container has the following parameters to configure the PCLK group:

- McuPclkGroup specifies the PCLK group.
  - MCU PCLK GROUP<n>: PCLK group <n> (<n> = 0...15).

Note: Selectable PCLK groups depend on the subderivative.

Note: In the same McuClockSettingConfig container, McuPclkGroup must be unique.

The MCU PCLK group settings configuration holds the following containers:

- McuPclkDividerSettings (see section 4.5.2.7 MCU PCLK divider settings)
- McuPclkSettings (see section 4.5.2.8 MCU PCLK settings)

## 4.5.2.7 MCU PCLK divider settings

The McuPclkDividerSettings container has the following parameters to configure the PCLK divider:

- McuPclkDividerType specifies the PCLK divider type.
  - MCU PCLK DIVIDER 8:8.0 clock divider.
  - MCU PCLK DIVIDER 16:16.0 clock divider.
  - MCU\_PCLK\_DIVIDER\_16\_5: 16.5 clock divider.
  - MCU PCLK DIVIDER 24 5: 24.5 clock divider.

**4 EB tresos Studio configuration interface** 

#### TRAVEO™ T2G family

## ,



Note: Selectable PCLK dividers depend on the subderivative.

• McuPclkDividerIndex specifies the index of the PCLK divider specified by McuPclkDividerType.

Note: In the same McuClockSettingConfig container, McuPclkDividerIndex must be unique for each PCLK divider type.

- McuPclkDividerEnable enables or disables the PCLK divider.
- McuPclkDividerStopForUpdate stops an already running PCLK divider, once, specified by McuPclkDividerType and McuPclkDividerIndex before setting the clock.

Note: If McuPclkDividerStopForUpdate is FALSE, setting the PCLK divider will be skipped when it is running.

- McuPclkDividerValue specifies the division value of the PCLK divider specified by McuPclkDividerType and McuPclkDividerIndex.
- Configurable division value depends on the McuPclkDividerType.
  - 1-256: In case of MCU PCLK DIVIDER 8.
  - 1-65536: In case of MCU PCLK DIVIDER 16.
  - 1-65536.96875: In case of MCU PCLK DIVIDER 16 5.
  - 1-16777216.96875: In case of MCU PCLK DIVIDER 24 5.

Note: If McuPclkDividerType is MCU\_PCLK\_DIVIDER\_8 or MCU\_PCLK\_DIVIDER\_16, this parameter must be an integer value.

Note: If McuPclkDividerType is MCU\_PCLK\_DIVIDER\_16\_5 or MCU\_PCLK\_DIVIDER\_24\_5, the value after the decimal point of this parameter must be five digits or less.

Note: If the fractional part of this parameter is not a multiple of 1/32, the value obtained by dividing it by 1/32 is truncated and set to the hardware register. For example, if the value after the decimal point of this parameter is 0.96874, the value obtained by dividing it by 1/32 will be 30.99968 and then the value 30 is set to the hardware register.

• McuPclkPhaseAlignDividerRef selects PCLK divider from McuPclkDividerSettings to reference for phase alignment.

Note: If McuPclkPhaseAlignDividerRef is deactivated, the PCLK divider specified by

McuPclkDividerType and McuPclkDividerIndex will be aligned with peripheral clock.

Note: The McuPclkDividerSettings preceding the current one must be selected.

## 4.5.2.8 MCU PCLK settings

The McuPclkSettings container has the following parameters to configure the PCLK:

- McuPclk specifies the PCLK.
  - MCU\_PCLK\_CPUSS\_CLOCK\_TRACE\_IN: Trace clock.
  - MCU PCLK SMARTIOO CLOCK: SMARTIO #0.

## TRAVEO™ T2G family

#### **4 EB tresos Studio configuration interface**

Selectable PCLKs depend on the subderivative. Note:

Note: *In the same* McuPclkGroupSettings container, McuPclk must be unique.

• McuPclkEnable enables or disables the PCLK clock specified by McuPclk.

McuPclkFrequency is the frequency of the PCLK specified by McuPclk (in Hz).

McuPclkFrequency automatically displays the resulting frequency calculated by the following Note:

formula:

If PCLK divider is in PCLK group 0, McuPclkFrequency = McuPeriClockFrequency/ (McuPclkDividerValue of the PCLK divider selected by McuPclkDividerRef)

If PCLK divider is in PCLK group 1, McuPclkFrequency = (The value of

McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOT2) / (McuPclkDividerValue of the PCLK divider selected by

McuPclkDividerRef)

• McuPclkDividerRef selects PCLK divider from McuPclkDividerSettings to refer as the divider of PCLK specified by McuPclk.

#### MCU peripheral group settings 4.5.2.9

The McuPeriGroupSettings container has the following parameters to configure the peripheral group:

• McuPeriGroup specifies the peripheral group.

- MCU PERI GROUP<n> <peripheral group name>: Peripheral group <n> (<n>= 0 ... 15).

Selectable peripheral groups depend on the subderivative. Note:

Note: *In the same* McuClockSettingConfig container, McuPeriGroup must be unique.

Note: The configuration of the McuClockSettingConfig container may affect access to the hardware

> register with access restrictions such as the PERI\_GR2\_SL\_CTL register protected by PPU. For more information about the hardware registers with access restrictions, see the hardware

technical reference manual.

• McuPeriGroupClockFrequency is the frequency of the peripheral group clock specified by McuPeriGroup (in Hz).

McuPeriGroupClockFrequency automatically displays the resulting frequency calculated by Note:

the following formula:

If McuPeriGroup starts with MCU PERI GROUPO , MCU PERI GROUP1 , or

MCU PERI GROUP2 , then McuPeriGroupClockFrequency = McuSlowClockFrequency.

If McuPeriGroup starts with groups other than above, i.e..: MCU PERI GROUP3,

MCU PERI GROUP4, or MCU PERI GROUP5 and so on, then McuPeriGroupClockFrequency

= McuPeriClockFrequency/McuPeriGroupClockDivision Of

McuPeriGroupClockFrequency = (The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOT2)/McuPeriGroupClockDivision.

#### **TRAVEO™ T2G family**

## infineon

#### 4 EB tresos Studio configuration interface

- McuPeriGroupClockDivision specifies the division value of the peripheral group clock specified by McuPeriGroup.
  - 1 20: Peripheral group clock division value.

MCU peripheral group settings configuration holds the following containers:

• McuPeriGroupSlaveSettings (see section 4.5.2.10 MCU peripheral group slave settings)

## 4.5.2.10 MCU peripheral group slave settings

The McuPeriGroupSlaveSettings container has the following parameters to configure the slave of the peripheral group:

- McuPeriGroupSlaveName
  - MCU\_PERI\_GROUP<n>\_SLAVE<m>\_<peripheral group slave name>: Slave <m> of the peripheral group <n> (<n> = 0 ... 15, <m> = 0 ... 15).

Note: Selectable peripheral group slaves depend on the subderivative.

Note: In the same McuPeriGroupSettings container, McuPeriGroupSlaveName must be unique.

• McuPeriGroupSlaveEnable enables or disables the slave of the peripheral group specified by McuPeriGroupSlaveName.

Note: If McuPeriGroupSlaveName starts with MCU PERI GROUPO SLAVEO or

MCU\_PERI\_GROUPO\_SLAVE1\_, McuPeriGroupSlaveEnable must be set to TRUE. Also, if

McuPeriGroupSlaveName starts with MCU\_PERI\_GROUPO\_SLAVE2\_, then

McuPeriGroupSlaveEnable must be set to TRUE if the device supports Arm® Cortex®-M7 CPU.

## 4.5.2.11 MCU LF clock settings

The MculfClockSettings container has the following parameters to configure the LF clock:

• MculfClockFrequency is the frequency of the LF clock (in Hz).

Note: MculfClockFrequency automatically displays the resulting frequency calculated by the

following formula:

MculfClockFrequency = (The frequency of the clock specified by MculfClockSource)

- MculfClockSource specifies the source clock of the LF clock.
  - MCU CLOCK ILOO: ILOO clock.
  - MCU CLOCK ILO1: ILO1 clock.
  - MCU CLOCK ECO PRESCALE: Prescaled ECO clock.
  - MCU CLOCK LPECO PRESCALE: Prescaled LPECO clock.
  - MCU CLOCK WCO: WCO clock.
  - MCU CLOCK ALTLF: ALTLF clock.

Note: MCU\_CLOCK\_ECO\_PRESCALE must not be set to MculfClockSource when the configuration is used for DeepSleep mode.

#### TRAVEO™ T2G family

### **4 EB tresos Studio configuration interface**



## 4.5.2.12 MCU pump clock settings

The McuPumpClockSettings container has the following parameters to configure the pump clock:

Note: McuPumpClockSettings is not supported and is always disabled.

- McuPumpClockEnable enables or disables the pump clock.
- McuPumpClockStopForUpdate stops a running pump clock before setting the clock.

Note: If McuPumpClockStopForUpdate is FALSE, setting the pump clock will be skipped when it is running.

• McuPumpClockFrequency is the frequency of the pump clock (in Hz).

Note: McuPumpClockFrequency automatically displays the resulting frequency calculated by the following formula:

McuPumpClockFrequency = The frequency of the clock specified by McuPumpClockSource/McuPumpClockDivision.

- McuPumpClockSource specifies the source clock of the pump clock.
  - MCU CLOCK FLL: FLL clock.
  - MCU\_CLOCK\_SSCG\_PLL: SSCG PLL clock.
  - MCU CLOCK PLL: PLL clock.
  - MCU CLOCK PATH: Clock path.
- McuPumpClockSscgPllRef selects the SSCG PLL clock from McuSscgPllSettings as the source clock of the pump clock.
- McuPumpClockPllRef selects the PLL clock from McuPllSettings as the source clock of the pump clock.
- McuPumpClockPathRef selects the clock path from McuClockPathSettings as the source clock of the pump clock.
- McuPumpClockDivision specifies the division value of the pump clock.
  - MCU\_CLK\_DIV\_1: Divided by 1.
  - MCU CLK DIV 2: Divided by 2.
  - MCU CLK DIV 4: Divided by 4.
  - MCU CLK DIV 8: Divided by 8.
  - MCU CLK DIV 16: Divided by 16.

#### TRAVEO™ T2G family



## **4 EB tresos Studio configuration interface**

#### **MCU timer clock settings** 4.5.2.13

The McuTimerClockSettings container has the following parameters to configure the timer clock:

- McuTimerClockEnable enables or disables the timer clock.
- McuTimerClockStopForUpdate stops the running timer clock before setting the clock.

If McuTimerClockStopForUpdate is FALSE, setting the timer clock will be skipped when it is Note: running.

McuTimerClockFrequency is the frequency of the timer clock (in Hz).

McuTimerClockFrequency automatically displays the resulting frequency calculated by the Note: following formula:

> If McuTimerClockSource is MCU CLOCK IMO, then McuTimerClockFrequency = McuImoFrequency/McuTimerClockDivision.

If McuTimerClockSource is MCU CLOCK HFODIV, then McuTimerClockFrequency = ((The value of McuClockRootFrequency for which the corresponding McuClockRoot is set to MCU CLOCK ROOTO)/McuTimerClockInputDivision)/McuTimerClockDivision.

- McuTimerClockSource specifies the source clock of the timer clock.
  - MCU CLOCK HF0DIV: HF0 (clock root 0) clock divided by McuTimerClockInputDivision.
  - MCU CLOCK IMO: IMO clock.
- McuTimerClockInputDivision specifies the HFO clock division value for the source clock of the timer clock.
  - MCU CLK DIV 1: Divided by 1.
  - MCU CLK DIV 2: Divided by 2.
  - MCU CLK DIV 4: Divided by 4.
  - MCU CLK DIV 8: Divided by 8.

Note: This parameter is available only if McuTimerClockSource is MCU CLOCK HF0DIV.

- McuTimerClockDivision specifies the division value of the timer clock.
  - 1 256: Timer clock division value.

#### TRAVEO™ T2G family

#### **4 EB tresos Studio configuration interface**



## 4.5.2.14 MCU clock output settings

The McuClockOutputSettings container has the following parameters to configure the clock output:

Note: The clock output function uses the same hardware registers as the clock calibration functions.

Therefore, enabling McuClockOutputSettings may cause unexpected behavior of the clock

calibration function.

• McuClockOutputOEnable enables or disables the clock output 0.

Note: Because the clock output function enabled by McuClockOutputOEnable is for testing purposes

only, McuClockOutputOEnable must not be set TRUE for production.

Note: A warning message will be reported if McuClockOutputOEnable is TRUE. This message indicates

that the configuration in PORT module for the port pin used by the clock output 0 function will be

ignored.

• McuClockOutputOFrequency is the frequency of the clock output 0 (in Hz).

Note: McuClockOutputOFrequency automatically displays the resulting frequency calculated by the

following formula:

McuClockOutputOFrequency = (The frequency of the clock specified by

McuClockOutputOSource) / McuClockOutputODivision.

• McuClockOutputOSource specifies the source clock of the clock output 0.

- MCU CLOCK LOW: Disabled and output is fixed low.
- MCU CLOCK ECO: ECO clock.

Note: Selectable source clocks depend on the subderivative.

McuClockOutputODivision specifies the division value of the clock output 0.

- MCU CLK DIV 1: Divided by 1.

- MCU CLK DIV 2: Divided by 2.

- MCU\_CLK DIV 4: Divided by 4.

- MCU\_CLK\_DIV\_8: Divided by 8.

• McuClockOutput1Enable enables or disables the clock output 1.

Note: Because the clock output function enabled by McuClockOutput1Enable is for testing purposes

only, McuClockOutput1Enable must not be set TRUE for production.

Note: A warning message will be reported if McuClockOutputlEnable is TRUE. This message indicates

that the configuration in PORT module for the port pin used by the clock output 1 function will be

ignored.

• McuClockOutput1Frequency is the frequency of the clock output 1 (in Hz).

## TRAVEO™ T2G family

## infineon

### **4 EB tresos Studio configuration interface**

Note: McuClockOutput1Frequency automatically displays the resulting frequency calculated by the

following formula:

McuClockOutput1Frequency = (The frequency of the clock specified by

McuClockOutput1Source) / McuClockOutput1Division.

• McuClockOutput1Source specifies the source clock of the clock output 1.

- MCU CLOCK LOW: Disabled and output is fixed LOW.
- MCU CLOCK ECO: ECO clock.

Note: Selectable source clocks depend on the subderivative.

• McuClockOutput1Division specifies the division value of the clock output 1.

- MCU\_CLK\_DIV\_1: Divided by 1.

- MCU CLK DIV 2: Divided by 2.

- MCU CLK DIV 4: Divided by 4.

- MCU CLK DIV 8: Divided by 8.

## 4.5.2.15 MCU clock supervisor settings

The McuCsvSettings container has the following parameters to configure the clock supervisor:

• McuCsvClock specifies the monitoring clock of the clock supervisor.

- MCU CLOCK CSVREF: Reference clock of the clock supervisor.

- MCU CLOCK LF: LF clock.

- MCU CLOCK ILOO: ILOO clock.

- MCU CLOCK BACKUP: Backup clock.

- MCU CLOCK ROOT<n>: clock root <n> (<n> = 0 ... 15).

Note: Selectable monitoring clocks depend on the subderivative.

Note: In the same McuClockSettingConfig container, McuCsvClock must be unique.

• McuCsvEnable enables or disables the clock supervisor specified by McuCsvClock.

Note: If this parameter is TRUE, monitoring clock and reference clock must be enabled.

• McuCsvPeriod specifies the number of monitored clock cycles within a period.

- 1 - 256: In case of MCU CLOCK LF and MCU CLOCK ILOO.

- 1-65536: In case of MCU CLOCK CSVREF and MCU CLOCK ROOT<n>.

• McuCsvStartupDelay specifies the startup delay of the clock supervisor in reference clock cycles.

- 1-256: In case of MCU CLOCK LF and MCU CLOCK ILOO.

- 1-512: In case of MCU CLOCK LF and MCU CLOCK ILOO and MCU CLOCK BACKUP.

- 1-65536: In case of MCU CLOCK CSVREF and MCU CLOCK ROOT<n>.

Note: The valid range of MCU\_CLOCK\_LF and MCU\_CLOCK\_ILOO is device specific. About the details, see the hardware register technical reference.

### TRAVEO™ T2G family

# **(infineon**

### **4 EB tresos Studio configuration interface**

- McuCsvLowerLimit specifies the lower limit of the clock supervisor in reference clock cycles.
  - 1 256: In case of MCU\_CLOCK\_LF and MCU\_CLOCK\_ILOO.
  - 1-65536: In case of MCU CLOCK CSVREF and MCU CLOCK ROOT<n>.

Note: McuCsvLowerLimit must be less than McuCsvUpperLimit - 1.

- McuCsvUpperLimit specifies the upper limit of the clock supervisor in reference clock cycles.
  - 1-256: In case of MCU CLOCK LF and MCU CLOCK ILOO.
  - 1-65536: In case of MCU CLOCK CSVREF and MCU CLOCK ROOT<n>.
- McuCsvAction specifies the action executed when the error is detected by the clock supervisor specified by McuCsvClock.
  - MCU CSV ACTION FAULT: Fault report.
  - MCU CSV ACTION RESET: Reset.

Note: When MCU\_CSV\_ACTION\_FAULT is configured, you should handle the fault report of the clock supervisor.

## 4.5.3 MCU clock reference point

The McuClockReferencePoint container has the following parameters to configure the clock references:

- McuClock selects the clock type for this clock reference point.
  - MCU CLOCK IMO: IMO clock.
  - MCU CLOCK ECO: ECO clock.

*Note:* Selectable clocks depend on the subderivative.

- McuClockReferencePointFrequency specifies the clock frequency of the selected by McuClock (in Hz). It is referenced by other modules.
- McuClockReferencePointFrequency will display the resulting frequency. These settings are evaluated and displayed in the resulting clock frequencies. This value will be assigned to the following definitions:
  - The definitions derived from the McuModuleConfiguration container short name, the McuClockSettingConfig container short name, McuClockReferencePoint container short name, and the McuClock parameter value are concatenated with "\_" and prefixed with "MCU\_".

#### **Example:**

 ${\tt MCU\_McuModuleConfiguration\_0\_McuClockSettingConfig\_0\_McuClockReferencePoint\_0\_MCU\_CLOCKIMO.}$ 

## TRAVEO™ T2G family



**4 EB tresos Studio configuration interface** 

#### 4.6 MCU mode settings configuration

The McuModeSettingConf container has the following parameters to configure the mode settings:

- McuMode is a logical ID of the mode setting. This value will be assigned to the following symbolic names:
  - The symbolic name derived from the McuModeSettingConf container short name is prefixed with "McuConf McuModeSettingConf ".

#### **Example:**

McuConf McuModeSettingConf McuModeSettingConf 0.

Note: In the same McuModuleConfiguration container, McuMode must be unique and consecutive.

• McuModeCoreAssignment specifies the reference to the McuCoreConfiguration for assigning the core to McuModeSettingConf.

Note: McuModeCoreAssignment must have the valid reference to the McuCoreConfiguration.

McuCoreConfiguration corresponding to the value of McuTargetCpu must be configured to Note:

this parameter.

Note: The value of McuModeCoreAssignment must be same for all McuModeSettingConf with

McuUpdateSystemResource whose value is set to TRUE.

• McuTargetCpu specifies the CPU which applies the mode specified by McuCpuPowerMode.

- MCU CPU CMOP: Arm® Cortex®-M0+ CPU
- MCU CPU CM4: Arm® Cortex®-M4 CPU
- MCU CPU CM7 0: Arm® Cortex®-M7 CPU 0
- MCU CPU CM7 1: Arm® Cortex®-M7 CPU 1
- MCU CPU CM7 2: Arm® Cortex®-M7 CPU 2
- MCU CPU CM7 3: Arm® Cortex®-M7 CPU 3

Note: The mode setting must be applied on the CPU specified by McuTargetCpu.

- McuCpuPowerMode specifies the CPU power mode.
  - MCU CPUMODE ACTIVE: CPU Active mode.
  - MCU CPUMODE SLEEP: CPU Sleep mode.
  - MCU CPUMODE DEEPSLEEP: CPU Deep Sleep mode.
  - MCU CPUMODE HIBERNATE: System Hibernate mode

To set to low-power mode, you must set all cores to Sleep or DeepSleep mode. Note:

- McuEnableLowPowerTransition specifies whether enter the low-power state or not.
- McuMainCoreOPowerMode specifies the power mode of the Main Core O CPU power domain.
  - MCU POWERMODE ENABLED: Switch ON.
  - MCU POWERMODE OFF: Switch OFF.
  - MCU POWERMODE RESET: Reset.

#### TRAVEO™ T2G family

# **(infineon**

#### **4 EB tresos Studio configuration interface**

- MCU POWERMODE RETAINED: Put in retained mode.

Note: This parameter is available only if McuTargetCpu is MCU CPU CMOP.

Note: MCU POWERMODE RETAINED can be effective only when Main Core 0 is in CPU DeepSleep mode.

• McuMainCorelPowerMode specifies the power mode of the Main Core 1 CPU power domain.

- MCU POWERMODE ENABLED: Switch ON.

- MCU POWERMODE OFF: Switch OFF.

- MCU POWERMODE RESET: Reset.

- MCU POWERMODE RETAINED: Put in retained mode.

Note: This parameter is available only if McuTargetCpu is MCU CPU CMOP and the target device has an

Arm® Cortex®-M7 CPU 1.

Note: MCU POWERMODE RETAINED can be effective only when Main Core 1 is in CPU DeepSleep mode.

• McuMainCore2PowerMode specifies the power mode of the main core 2 CPU power domain.

- MCU POWERMODE ENABLED: Switch ON.

- MCU POWERMODE OFF: Switch OFF.

- MCU POWERMODE RESET: Reset.

- MCU POWERMODE RETAINED: Put in retained mode.

Note: This parameter is available only if McuTargetCpu is MCU CPU CMOP and the target device has an

Arm® Cortex®-M7 CPU 2.

Note: MCU POWERMODE RETAINED can be effective only when main core 2 is in CPU DeepSleep mode.

• McuMainCore3PowerMode specifies the power mode of the main core 3 CPU power domain.

- MCU POWERMODE ENABLED: Switch ON.

- MCU POWERMODE OFF: Switch OFF.

- MCU POWERMODE RESET: Reset.

- MCU\_POWERMODE\_RETAINED: Put in retained mode.

Note: This parameter is available only if McuTargetCpu is MCU CPU CMOP and the target device has an

Arm® Cortex®-M7 CPU 3.

Note: MCU POWERMODE RETAINED can be effective only when main core 3 is in CPU DeepSleep mode.

• McuSleepOnExitIsrEnable enables or disables the CPU entering Sleep state on exiting from an ISR.

• McuWakeupByPendingInterruptEnable enables or disables the CPU waking up by an interrupt transition from an inactive state to the pending state.

• McuEnableCacheFlushBeforeModeChange enables or disables flushing cache before changing mode.

Note: If this parameter is TRUE, the stack and static data of the MCU driver must be allocated to a non-

cached memory area.

### TRAVEO™ T2G family

## infineon

#### **4 EB tresos Studio configuration interface**

- McuRamWriteBufferTimeout specifies the timeout count value used when checking whether the RAM write buffer status is empty.
  - 1 4294967295: Timeout count value used when verifying that the RAM write buffer is empty.
- McuFreezeIoRelease enables or disables releasing the I/O freeze.

Note: If I/O freeze is enabled when entering Hibernate mode, after wakeup, I/O freeze should be released by applying the mode configuration with this parameter set to TRUE.

• McuUpdateSystemResource specifies whether to update the system resources or not.

Note: At least one McuModeSettingConf with this parameter whose value is set to TRUE must be configured in order to assign the system resources to the core.

The following parameters are related to system resources controlled by this parameter. If this parameter is FALSE, the following parameters are not applied. The system resources should be updated from only one (master) CPU core.

- McuReferenceClockSetting
- McuLinearCoreRegulatorDisable
- McuLinearCoreRegulatorEnableTimeout
- McuDeepSleepRegulatorDisable
- McuVoltageReferenceBufferDisable
- McuVoltageReferenceBufferReadyTimeout
- McuReferenceCurrentGeneratorDisable
- McuReferenceCurrentGeneratorEnableTimeout
- McuBandgapReferencePowerMode
- McuBypassPllLevelShifter
- McuHvLvdSettings
- McuReferenceClockSetting selects the clock setting configuration from McuClockSettingConfig, which is applied to its mode configuration.

Note: The value of McuClockCoreAssignment included in McuClockSettingConfig referenced by this parameter must be same as the value of McuModeCoreAssignment.

- McuMainCoreOPowerUpDelay specifies the delay after power up of Main Core O power domain in clock cycles.
  - 0 1023: Delay count in cycles.
- McuMainCorelPowerUpDelay specifies the delay after power up of Main Core 1 power domain in clock cycles.
  - 0 1023: Delay count in cycles.
- McuMainCore2PowerUpDelay specifies the delay after power up of main core 2 power domain in clock cycles.
  - 0 1023: Delay count in cycles.
- McuMainCore3PowerUpDelay specifies the delay after power up of main core 3 power domain in clock cycles.
  - 0 1023: Delay count in cycles.

### TRAVEO™ T2G family

## infineon

#### 4 EB tresos Studio configuration interface

- McuRam0Macro<n>PowerMode (<n> = 0...15) specifies the RAM0 Macro <n> power mode.
  - MCU POWERMODE OFF: Switch OFF.
  - MCU POWERMODE RETAINED: Put in retained mode.
  - MCU POWERMODE ENABLED: Switch ON.

Note: Selectable RAM0 macros depend on the subderivative.

Note: Some SRAM areas may be used by the SROM API. Therefore, the power of those SRAM areas should not be disabled when the SROM API is used. If some of the SRAM0 areas are used by the SROM API,

McuRamOMacro<n>PowerMode corresponding to those areas should not be configured to

MCU\_POWERMODE\_OFF.

Note: If this parameter is MCU\_POWERMODE\_OFF or MCU\_POWERMODE\_RETAINED, the stack and static

data of the MCU driver must not be allocated to the SRAMO area corresponding to the RAMO macro

<n>.

McuRam1PowerMode specifies the RAM1 power mode.

- MCU POWERMODE OFF: OFF mode

- MCU POWERMODE RETAINED: Retained mode

- MCU POWERMODE ENABLED: ON mode

Note: Some SRAM areas may be used by the SROM API. Therefore, the power of those SRAM areas should

not be disabled when the SROM API is used. If the SRAM1 areas are used by the SROM API,

McuRam1 PowerMode should not be configured to MCU POWERMODE OFF.

Note: If this parameter is MCU POWERMODE OFF or MCU POWERMODE RETAINED, the stack and static

data of the MCU driver must not be allocated to the SRAM1 area.

• McuRam2PowerMode specifies the RAM2 power mode.

- MCU POWERMODE OFF: OFF mode

- MCU POWERMODE RETAINED: Retained mode

- MCU\_POWERMODE\_ENABLED: ON mode

Note: Some SRAM areas may be used by the SROM API. So, the power of those SRAM areas should not be

disabled when the SROM API is used. If the SRAM2 areas are used by the SROM API,

McuRam2PowerMode should not be configured to MCU POWERMODE OFF.

Note: If this parameter is <code>MCU\_POWERMODE\_OFF</code> or <code>MCU\_POWERMODE\_RETAINED</code>, the stack and static

data of the MCU driver must not be allocated to the SRAM2 area.

• McuRamPowerUpDelay specifies the delay after power up of all RAM power domain in cycles.

- 0 1023: Delay count in cycles.
- McuLowPowerReadyTimeout specifies the timeout count value used when verifying that low-power functions are ready.
  - 1 4294967295: Timeout count value used when verifying that the low-power functions are ready.
- McuLinearCoreRegulatorDisable enables or disables the linear core regulator.

## TRAVEO™ T2G family

# infineon

#### **4 EB tresos Studio configuration interface**

Note: This parameter must be set to FALSE; otherwise an error would occur in the configuration phase.

- McuLinearCoreRegulatorEnableTimeout specifies the timeout count value used when verifying that the linear core regulator is ready.
  - 1 4294967295: Timeout count value used when verifying that the linear core regulator is ready.
- McuDeepSleepRegulatorDisable disables or enables the DeepSleep regulator.

Note: If this parameter is TRUE, the DeepSleep regulator will be disabled. Once the DeepSleep regulator

is disabled, it will not be enabled again later.

*Note:* It cannot be used on some derivates.

• McuVoltageReferenceBufferDisable enables or disables the voltage reference buffer.

Note: If this parameter is TRUE, the voltage reference buffer will be disabled.

Note: Do not call Mcu\_SetMode API with a Mode config with this parameter set to TRUE while using ECO

and/or PLL.

• McuVoltageReferenceBufferReadyTimeout specifies the timeout count value used when verifying that the voltage reference buffer is ready.

- 1 4294967295: Timeout count value used when verifying that the voltage reference buffer is ready.
- McuReferenceCurrentGeneratorDisable disables or enables the reference current generator.

Note: If this parameter is TRUE, the reference current generator will be disabled.

Note: This parameter must be set to FALSE.

- McuReferenceCurrentGeneratorEnableTimeout specifies the timeout count value used when verifying that the reference current generator is ready.
  - 1 4294967295: Timeout count value used when verifying that the reference current generator is ready.
- McuBandgapReferencePowerMode specifies the power mode of the bandgap reference circuits.
  - MCU POWERMODE NORMAL: Normal mode
  - MCU POWERMODE LOWPOWER: Low-power mode

Note: ILO0 is required to be active for proper operation of MCU\_POWERMODE\_LOWPOWER. When switching from MCU\_POWERMODE\_LOWPOWER to MCU\_POWERMODE\_NORMAL, ILO0 needs to stay active for at

least five more clock cycles.

• McuBypassPllLevelShifter specifies whether bypass level shifter is inside the PLL or not.

MCU mode settings configuration holds the following containers.

- McuHibernateSettings (see section 4.6.1 MCU hibernate mode settings)
- McuSupplySupervisionSettings (see section 4.6.3 MCU supply supervision settings)
- McuHvLvdSettings (see section 4.6.2 MCU HVLVD settings)
- McuRegHcSettings (see section 4.6.4 MCU REGHC settings)

## TRAVEO™ T2G family

### **4 EB tresos Studio configuration interface**



- McuPmicSettings (see section 4.6.5 MCU PMIC settings)
- McuDmaSettings (see section 4.6.6 MCU DMA settings)

## 4.6.1 MCU hibernate mode settings

The McuHibernateSettings container has the following parameters to configure Hibernate mode:

• McuHibernateClearPendingWakeup enables or disables clearing the pending wakeup.

Note: If McuHibernateClearPendingWakeup is TRUE, all wakeup causes are cleared regardless of the value of McuEnableLowPowerTransition.

- McuHibernateFreezeIoEnable enables or disables the I/O freeze when entering Hibernate mode.
- McuHibernateWakeupByBackupAlarmEnable enables or disables the wakeup from Hibernate mode by an RTC interrupt.
- McuHibernateWakeupByWatchdogEnable enables or disables the wake up from Hibernate mode by a WDT.
- McuHibernateWakeupByBackupCsvEnable enables or disables the wake up from Hibernate mode by a backup clock supervisor.
- McuHibernateWakeupSenseMode enables or disables the wake up from Hibernate mode by the pending interrupt.
- McuHibernateWakeupByWakeupPin<n>Enable (<n> = 0 ... 23) enables or disables the wakeup from Hibernate mode by the wakeup pin input. The wakeup will occur when its input matches McuHibernateWakeupPin<n>Polarity.
- McuHibernateWakeupPin<n>Polarity (<n> = 0 ... 23) specifies the active polarity of the corresponding wakeup pin.
  - MCU PIN POLARITY LOW: Pin input of 0 will trigger the wakeup from Hibernate mode.
  - MCU PIN POLARITY HIGH: Pin input of 1 will trigger the wakeup from Hibernate mode.

Note: This container is available only if McuCpuPowerMode is MCU CPUMODE HIBERNATE.

## 4.6.2 MCU HVLVD settings

The McuHvLvdSettings container has the following parameters to configure the HVLVD:

- McuHvLvdType specifies the HVLVD type.
  - MCU HVLVD HVLVD1: HVLVD1
  - MCU HVLVD HVLVD2: HVLVD2

Note: In the same McuModeSettingConf container, McuHvLvdType must be unique.

- McuHvLvdEnable enables or disables the HVLVD.
- McuHvLvdOnDeepSleepEnable keeps the HVLVD specified by McuHvLvdType enabled during DeepSleep mode.

Note: If this parameter is TRUE, McuHvLvdEnable must be TRUE.

#### TRAVEO™ T2G family



#### **4 EB tresos Studio configuration interface**

• McuHvLvdStopForUpdate stops the HVLVD specified by McuHvLvdType once before setting the HDLVD by configuration.

Note: If McuHvLvdStopForUpdate is FALSE, setting the HVLVD will be skipped when it is running.

- McuHvLvdThreshold specifies the threshold value of the HVLVD specified by McuHvLvdType.
  - MCU HVLVD THRESHOLD 2 8V TO 2 825V: 2.8 [V] to 2.825 [V]
  - MCU HVLVD THRESHOLD 2 9V TO 2 925V: 2.9 [V] to 2.925 [V]
- McuHvLvdAction specifies the action executed when the error is detected by the HVLVD specified by McuHvLvdType.
  - MCU LVD ACTION FAULT: Fault report.
  - MCU LVD ACTION INTERRUPT: Interrupt.

Note: When MCU LVD ACTION FAULT is configured, you should handle the fault report of HVLVD.

- McuHvLvdInterruptEnable enables or disables the interrupt of the HVLVD specified by McuHvLvdType.
- McuHvLvdTriggerEdge specifies the edge which triggers an action when the threshold is crossed.
  - MCU HVLVD EDGE RISING: Rising edge.
  - MCU HVLVD EDGE FALLING: Falling edge.
  - MCU HVLVD EDGE BOTH: Both edges.

## 4.6.3 MCU supply supervision settings

The McuSupplySupervisionSettings container has the following parameters to configure supply supervision:

• McuVdddBodEnable enables or disables BOD on VDDD.

Note: The BOD on VDDD cannot be disabled, so this parameter is always TRUE.

- McuVdddBodThreshold specifies the threshold value of BOD on VDDD.
  - MCU BOD THRESHOLD 2 7V: 2.7 [V]
  - MCU BOD THRESHOLD 3 OV: 3.0 [V]
- McuVddaBodEnable enables or disables BOD on VDDA.
- McuVddaBodThreshold specifies the threshold value of BOD on VDDA.
  - MCU BOD THRESHOLD 2 7V: 2.7 [V]
  - MCU BOD THRESHOLD 3 OV: 3.0 [V]
- McuVddaBodAction specifies BOD on VDDA action.
  - MCU BOD ACTION NONE: No action.
  - MCU BOD ACTION RESET: Reset.
  - MCU BOD ACTION FAULT: Fault report.

Note: When MCU BOD ACTION FAULT is configured, you should handle the fault report of BOD.

• McuVccdBodEnable enables or disables BOD on VCCD.

#### TRAVEO™ T2G family

## infineon

#### **4 EB tresos Studio configuration interface**

Note: BOD on VCCD cannot be disabled, so this parameter is always TRUE.

McuVdddOvdEnable enables or disables OVD on VDDD.

Note: OVD on VDDD cannot be disabled, so this parameter is always TRUE.

- McuVdddOvdThreshold specifies the threshold value of OVD on VDDD.
  - MCU OVD THRESHOLD 5 OV: 5.0 [V]
  - MCU OVD THRESHOLD 5 5V: 5.5 [V]
- McuVddaOvdEnable enables or disables OVD on VDDA.
- McuVddaOvdThreshold specifies the threshold value of OVD on VDDA.
  - MCU OVD THRESHOLD 5 0V: 5.0 [V]
  - MCU OVD THRESHOLD 5 5V: 5.5 [V]
- McuVddaOvdAction specifies OVD on VDDA action.
  - MCU OVD ACTION NONE: No action.
  - MCU\_OVD\_ACTION\_RESET: Cause a reset.
  - MCU OVD ACTION FAULT: Cause a fault report.

Note: When MCU OVD ACTION FAULT is configured, you should handle the fault report of OVD.

McuVccdOvdEnable enables or disables OVD on VCCD.

Note: OVD on VCCD cannot be disabled, so this parameter is always TRUE.

## 4.6.4 MCU REGHC settings

The McuRegHcSettings container has the following parameters to configure the REGHC:

Note:

The usage of this functionality in MCAL is prohibited; otherwise an error would occur in the configuration phase. For the implementation of REGHC, see AN226698 - External Power Supply Design Guide for TRAVEO™ T2G family.

The following parameters are no longer valid:

- McuRegHcEnable enables or disables the REGHC.
- McuRegHcOnDeepSleepEnable keeps the REGHC enabled during DeepSleep mode.
- McuRegHcPmicVadjDisable disables or enables the PMIC VADJ for REGHC.
- McuRegHcStabilizationTimeout specifies the timeout count value used when checking whether the REGHC is stabilized.
  - 1 4294967295: Timeout count value used when checking whether the REGHC is stabilized.

## TRAVEO™ T2G family

**4 EB tresos Studio configuration interface** 



## 4.6.5 MCU PMIC settings

The McuPmicSettings container has the following parameters to configure the PMIC:

Note:

The usage of this functionality in MCAL is prohibited; otherwise an error would occur in the configuration phase. For the implementation of PMIC, see AN226698 - External power supply design quide for TRAVEO™ T2G family.

The following parameters are no longer valid.

- McuPmicEnable enables or disables the PMIC.
- McuPmicOnDeepSleepEnable keeps the PMIC enabled during DeepSleep mode.
- McuPmicVadjDisable disables or enables the PMIC VADJ.
- McuPmicStabilizationTimeout specifies the timeout count value used when checking whether the PMIC is stabilized.
  - 1 4294967295: Timeout count value used when checking whether the PMIC is stabilized.

## 4.6.6 MCU DMA settings

The McuDmaSettings container has the following parameters to configure DMA:

- McuDmaEnable enables or disables DMA.
- McuDataWireOEnable enables or disables the Data Wire O.
- McuDataWire1Enable enables or disables the Data Wire 1.

## 4.7 MCU RAM section configuration

The McuRamSectorSettingConf container has the following parameters to configure RAM section settings:

• McuRamCoreAssignment specifies the reference to the McuCoreConfiguration for assigning the core to McuRamSectorSettingConf.

Note: McuRamCoreAssignment must have the valid reference to the McuCoreConfiguration.

- McuRamSectionBaseAddress specifies the address where the RAM section to initialize starts.
- McuRamSectionSize specifies the size of this RAM section.
- McuRamDefaultValue specifies the initialization value (8 bits) for the RAM section.

#### 4.8 MCU multicore

• McuCoreConsistencyCheckEnable enables core consistency check during run time. If enabled, the MCU function checks whether the parameter provided (clock, mode, RAM sector) is allowed on the current core.

Note: Development error detect must be enabled in MCU driver to enable this parameter.

• McuGetCoreIdFunction specifies the API to be called to get the core ID. For example, GetCoreID().

Note: McuGetCoreIdFunction must be a valid C function name.

• McuMasterCoreReference specifies the reference to the master core configuration.

#### TRAVEO™ T2G family

# infineon

#### **4 EB tresos Studio configuration interface**

Note: McuMasterCoreReference must have the reference to the valid McuCoreConfiguration.

MCU multicore configuration holds the following containers:

• McuCoreConfiguration (see section 4.8.1 MCU core configuration)

## 4.8.1 MCU core configuration

• McuCoreConfigurationId is a zero-based, consecutive integer value. This is used as a logical core ID.

Note: McuCoreConfigurationId must be unique across McuCoreConfiguration.

• McuCoreId is core ID assigned to clocks, modes, and RAM sectors. This ID is returned from configured McuGetCoreIdFunction execution to identify the executing core.

Note: McuCoreId must be unique across McuCoreConfiguration.

The combination of McuCoreConfigurationId and McuCoreId must be unique across

McuCoreConfiguration.

Note: McuCoreConfiguration can also be configured without MCU resource assignment.

## 4.9 MCU published information

The McuPublishedInformation container has different types of reset reasons that can be retrieved from the Mcu\_GetResetReason() API. This container is not editable. The McuResetReason values are assigned to the following symbolic name.

The symbolic name derived from the McuResetReasonConf container short name is prefixed with "McuConf McuResetReasonConf\_".

#### **Example:**

 ${\tt McuConf\_McuResetReasonConf\_MCU\_RESET\_UNDEFINED.}$ 

#### Table 2 List of reset reasons

Container	McuResetReason value	
MCU_RESET_UNDEFINED	0	
MCU_POWER_ON_RESET	1	
MCU_WATCHDOG_RESET	2	
MCU_ACT_FAULT_RESET	3	
MCU_DPSLP_FAULT_RESET	4	
MCU_TEST_DEBUG_RESET	5	
MCU_SW_RESET	6	
MCU_MCWDT0_RESET	7	
MCU_MCWDT1_RESET	8	
MCU_MCWDT2_RESET	9	
MCU_MCWDT3_RESET	10	
MCU_XRES_RESET	11	
MCU_BOD_VDDD_RESET	12	

## TRAVEO™ T2G family



## 4 EB tresos Studio configuration interface

Container	McuResetReason value
MCU_BOD_VDDA_RESET	13
MCU_BOD_VCCD_RESET	14
MCU_OVD_VDDD_RESET	15
MCU_OVD_VDDA_RESET	16
MCU_OVD_VCCD_RESET	17
MCU_OCD_ACTIVE_REGULATOR_RESET	18
MCU_OCD_DEEPSLEEP_REGULATOR_RESET	19
MCU_STRUCTURAL_XRES_RESET	20
MCU_CSV_HF_RESET	21
MCU_CSV_REF_RESET	22
MCU_WAKEUP_RESET	23
MCU_REGHC_OCD_RESET	24
MCU_REGHC_PMIC_RESET	25
MCU_PXRES_RESET	26

### TRAVEO™ T2G family

**5 Functional description** 



## 5 Functional description

#### 5.1 Inclusion

The file *Mcu.h* includes all necessary external identifiers. Therefore, the application only needs to include *Mcu.h* to make all API functions and data types available.

The clock setting is done by the Mcu\_InitiClock API function; the low-power mode setting is done by the Mcu\_SetMode API function. Both CPU cores need to be initialized, so the application in each code must include Mcu.h.

#### 5.2 Initialization

The MCU driver provides an initialization function for initializing the microcontroller's CPU core. The MCU driver must be initialized once on each core before use. Also, Mcu\_Init() must be called on the master core before any other cores are initialized. If Mcu\_Init() is called on the satellite core, the master core must be already initialized. The same configuration set must be specified on all cores during initialization. If no resource is assigned to the satellite core, Mcu\_Init() is not required on that core.

```
Mcu_Init(&Mcu_Config[0]);
```

#### **Example:**

A clock setup can be accomplished by calling the following function:

```
Mcu InitClock (McuConf McuClockSettingConfig MY CLOCK);
```

Note:

See Appendix B – Access register table for the registers that will be initialized by the MCU module. If you need to initialize the registers other than those listed in Appendix B – Access register table, they should be initialized by each MCAL module or startup.

### **Example:**

This initializes the clock with the selected configuration. On this architecture, a switch to the PLL is already performed during the initialization of the clock when a configuration with PLL is given.

```
Mcu_DistributePllClock();
```

Note:

Clock settings that are not set by the MCU module configuration are not set by the MCU module API. If it is necessary to disable the specific clock, you must disable that clock in the configuration. If you need to set the clock trimming values, control the values in startup or user code. If you need to disable the slave of peripheral group as a system, control the slave of the peripheral group in startup.

This function distributes the FLL, PLLs, SSCG PLLs, or all.

Note:

Only the FLL, PLLs, and/or SSCG PLLs which are set by preceding <code>Mcu\_InitClock()</code> or <code>Mcu\_SetMode()</code> are processed in <code>Mcu\_GetPllStatus()</code> and <code>Mcu\_DistributePllClock()</code>. <code>Mcu\_InitClock()</code> and <code>Mcu\_DistributePllClock()</code> must be called on the core that <code>McuClockSettingConfig</code> is allocated.

### TRAVEO™ T2G family

#### **5 Functional description**



#### 5.3 MCU mode

The MCU driver provides a function that sets the microcontroller to a low-power mode:

Mcu SetMode (McuConf McuModeSettingConf MY MODE);

#### **Example:**

This function sets the microcontroller with the specified mode.

Note:

If you need to disable Hibernate mode permanently in the system, control Hibernate mode in startup. Set the <code>HIBERNATE\_DISABLE</code> bit of the <code>PWR\_HIBERNATE</code> register to disable Hibernate mode.

When entering Hibernate mode, you should execute the WFI instruction on all cores except for the core that Mcu SetMode() is called.

If you use the DW or the DMA for other modules, you can enable them by using the MCU driver. The MCU driver does not control each DW channel and DMA channel. They would be enabled by other modules that use them.

When FLL, PLLs, SSCG PLLs, or all are enabled by  $Mcu\_SetMode()$ , it may be necessary to call  $Mcu\_GetP11Status()$  and  $Mcu\_DistributeP11Clock()$  after calling  $Mcu\_SetMode()$ . For example, FLL, PLLs, SSCG PLLs or all are not waited for stabilization.

Basically, only Mcu\_Init() and Mcu\_SetMode() can be called from the slave CPU core.
Mcu\_SetMode() must be called on the core that McuModeSettingConf is allocated.

When entering DeepSleep mode, you should not enable any FLL and PLL which uses ECO or LPECO as a reference clock.

Note:

According to Silicon Errata 218, if the LVD trip selection bits (PWR\_LVD\_CTL/2.HVLVD1/2\_TRIPSEL\_HT) are changed in a step size greater than 1, it may cause an OVD reset.

To avoid this reset, as described in Workaround2 in the errata, when changing the McuHvLvdThreshold value with  $Mcu\_SetMode()$ , the MCU driver implement so that it changes in steps of 1 every 10  $\mu$ s.

This may result in longer execution times for Mcu SetMode().

## 5.4 API parameter checking

The MCU driver's services perform error checks.

When an error occurs, the error hook routine (configured via McuErrorCalloutFunction) is called, and the error code, service ID, module ID, and instance ID are passed as parameters.

If development error detection is enabled, all errors are reported to the DET, a central error hook function within the AUTOSAR environment. The checking itself cannot be deactivated for safety reasons.

The following development error checks are performed by the services of the MCU driver:

- The API function Mcu\_Init() When called on the master core, it checks if the given parameter is within the valid range to select a configuration. If the parameter is invalid, the MCU\_E\_INIT\_FAILED error is reported.
- The API function Mcu\_Init() When called on the satellite core, it checks if the master core is already initialized. If the master core is not initialized yet, the MCU E INIT FAILED error is reported.

#### TRAVEO™ T2G family

## infineon

#### **5 Functional description**

- The API function Mcu\_Init() When called on the satellite core, it checks if the given parameter is different from the initialized configuration of the master core. If the parameter is different, the MCU E DIFFERENT CONFIG error is reported.
- All API functions except Mcu\_Init() and Mcu\_GetVersionInfo() report the error MCU\_E\_UNINIT if the MCU driver has not been initialized properly yet.
- The API function Mcu\_Init() called on the master core checks if the any cores are already initialized. If any cores are already initialized, MCU E ALREADY INITIALIZED error is reported.
- The API function Mcu\_Init() called on the satellite core checks if the own core is already initialized. If the own core is already initialized, MCU E ALREADY INITIALIZED error is reported.
- Mcu\_SetMode() and Mcu\_CheckModeStatus() check if the given parameter is within the valid range to select a configuration. If the parameter is invalid, the MCU E PARAM MODE error is reported.
- Mcu\_InitClock() and Mcu\_CheckClockStatus() check if the given parameter is within the valid range to select a configuration. If the parameter is invalid, the MCU E PARAM CLOCK error is reported.
- Mcu\_InitRamSection() checks if the given parameter is within the valid range to select a configuration. If the parameter is invalid, the MCU E PARAM RAMSECTION error is reported.
- Mcu\_GetVersionInfo() checks if the function is called with a NULL pointer. If so, reports MCU E PARAM POINTER.
- Mcu\_CheckModeStatus() checks if the given parameter is a NULL pointer. If so, reports MCU E PARAM POINTER.
- Mcu\_DistributePllClock() reports the error MCU\_E\_PLL\_NOT\_LOCKED if the status of the PLL is not locked.
- Mcu\_PerformReset() reports the error MCU\_E\_RESET\_NOT\_PERFORMED if McuResetSelect is not configured.
- Mcu SetMode() reports the error MCU E PARAM MODE, if the clock setting fails.
- Mcu\_SetMode() reports the error MCU\_E\_SYSTEM\_RESOURCE\_UPDATE\_NOT\_COMPLETED if the update of the system common resources is not completed.
- Mcu\_Init(), Mcu\_GetPllStatus(), Mcu\_GetResetReason(), Mcu\_GetResetRawValue(), Mcu\_PerformReset(), Mcu\_CheckClockStatus(), and Mcu\_CheckModeStatus() check if the functions are called from a valid core. If the core is invalid, MCU\_E\_INVALID\_CORE error is reported.
- Mcu\_InitRamSection(), Mcu\_InitClock(), Mcu\_DistributePllClock(), and Mcu\_SetMode() check if the functions are called from the expected core. If the core is unexpected, MCU\_E\_INVALID\_CORE error is reported.

#### 5.5 Production error detection

If clock source failure occurs, MCU E CLOCK FAILURE is reported to the DEM.

If reset failure occurs, MCU E RESET FAILURE is reported to the DEM.

When an error occurs, the error hook routine (configured via McuErrorCalloutFunction) is also called and the error code (MCU\_E\_CLOCK\_FAILURE\_FOR\_CALLOUT or MCU\_E\_RESET\_FAILURE\_FOR\_CALLOUT), service ID, module ID, and instance ID are passed as parameters.

#### 5.6 Reentrancy

The following functions are reentrant to each other and itself. All other API functions of the MCU driver are not reentrant:

## TRAVEO™ T2G family

### **5 Functional description**

infineon

- Mcu GetResetRawValue()
- Mcu GetResetReason()
- Mcu GetPllStatus()
- Mcu GetVersionInfo()
- Mcu CheckClockStatus()
- Mcu CheckModeStatus()
- Mcu\_GetCoreID()

## 5.7 Debugging support

The MCU driver does not support debugging.

## 5.8 Functions available without core dependency

The following functions are available on any core without any restriction:

- Mcu\_GetResetRawValue()
- Mcu GetResetReason()
- Mcu\_GetPllStatus()
- Mcu PerformReset()
- Mcu GetVersionInfo()
- Mcu\_CheckClockStatus()
- Mcu\_CheckModeStatus()
- Mcu\_GetCoreID()

Note:

If McuForcedResetEnable is enabled and Mcu\_PerformReset() is called on the core that the system resource is not assigned by McuModeSettingConf with McuUpdateSystemResource whose value is set to TRUE, reset is performed without retaining all RAM areas.

## 5.9 APIs require privileged execution

Following APIs require privileged execution because they access the registers which requires privileged access:

- Mcu SetMode()
- Mcu\_PerformReset()

**6 Hardware resources** 



#### 6 Hardware resources

#### 6.1 Timer

The MCU driver does not use hardware timers.

## 6.2 Interrupts

The MCU driver uses the nonmaskable interrupts for low-voltage detection. The ISR should be allocated to the same core as mode configuration is allocated. The ISR must be declared in the AUTOSAR OS as Category 1 Interrupt or Category 2 Interrupt.

*Note:* Vector numbers depend on the subderivative.

To define the ISR, the IRQ name of the nonmaskable interrupt for low-voltage detection must be Mcu Lvd Isr Cat1() for Category 1 ISR or Mcu Lvd Isr Cat2() for Category 2 ISR.

Note:

```
Mcu_SyscNmiCsv_Cat2() and Mcu_SyscNmiLvd_Cat2() must be called from the (OS)
```

*interrupt service routine.* 

For Category 1 usage, the address of Mcu\_SyscNmiCsv\_Cat1() and Mcu\_SyscNmiLvd\_Cat1()

must be the entry in the (OS) NMI interrupt vector table.

Example: Category 1 ISR for LVD located in file generate/src/Mcu\_Irq.c:

```
ISR_NATIVE(Mcu_Lvd_Isr_Cat1)
{
...
}
```

Example: Category 2 ISR for LVD located in file *generate/src/Mcu\_Irq.c*:

```
ISR(Mcu_Lvd_Isr_Cat2)
{
...
}
```

Note:

On the Arm® Cortex®-M4 CPU, priority inversion of interrupts may occur under specific timing conditions in the integrated system with TRAVEO $^{\text{TM}}$  T2G MCAL. For more details, see the following errata notice.

Arm® Cortex®-M4 Software Developers Errata Notice - 838869:

"Store immediate overlapping exception return operation might vector to incorrect interrupt"

If the user application cannot tolerate the priority inversion, a DSB instruction should be added at the end of the interrupt function to avoid the priority inversion.

TRAVEO™ T2G MCAL interrupts are handled by an ISR wrapper (handler) in the integrated system. Thus, if necessary, the DSB instruction should be added just before the end of the handler by the integrator.

## TRAVEO™ T2G family

#### **6 Hardware resources**



## 6.3 Fault report structure

The MCU driver does not use fault report structure.

But, the hardware configured by the MCU driver can use the fault report structure to report errors. For example, when McuCsvAction is configured to MCU\_CSV\_ACTION\_FAULT and the clock supervisor detects the error, the fault report structure reports the error.

To handle this, you should implement the handler for the fault report structure.

For details on the fault report structure and its assignment, see the architecture TRM and the datasheet.

#### TRAVEO™ T2G family

7 Appendix A – API reference



## 7 Appendix A – API reference

## 7.1 Data types

## 7.1.1 Mcu\_ConfigType

#### **Type**

typedef struct

#### **Description**

Mcu ConfigType defines a structure which holds the MCU driver configuration set.

### 7.1.2 Mcu\_PllStatusType

#### **Type**

```
typedef enum
{
   MCU_PLL_STATUS_UNDEFINED,
   MCU_PLL_UNLOCKED,
   MCU_PLL_LOCKED
} Mcu_PllStatusType;
```

#### **Description**

Mcu PllStatusType defines the values that describe the status of the PLL.

### 7.1.3 Mcu\_ClockType

#### **Type**

uint8

#### **Description**

Mcu\_ClockType defines the range of different clock settings provided in the configuration structure. It is used as an index for selecting clock configurations for Mcu InitClock().

## 7.1.4 Mcu\_ResetType

#### **Type**

typedef enum (see Table 2 for contents)

#### **Description**

Mcu ResetType defines the subset of reset types.

#### TRAVEO™ T2G family

7 Appendix A - API reference



## 7.1.5 Mcu\_RawResetType

#### **Type**

uint32

#### **Description**

 $Mcu_RawResetType$  defines the reset reason in raw register format that is read from a reset status register. The values of  $Mcu_RawResetType$  depend on the hardware. For details of these values, see the information on the reset result register in the hardware manual.

## 7.1.6 Mcu\_ModeType

#### **Type**

uint8

#### **Description**

Mcu ModeType defines the range of different MCU modes provided in the configuration structure.

## 7.1.7 Mcu\_RamSectionType

#### **Type**

uint16

#### **Description**

Mcu RamSectionType defines the range of different RAM sections provided in the configuration structure.

## 7.1.8 Mcu\_RamStateType

#### **Type**

```
typedef enum
{
   MCU_RAMSTATE_INVALID,
   MCU_RAMSTATE_VALID
} Mcu_RamStateType;
```

#### **Description**

Mcu RamStateType defines the values that describe the status of the RAM.

#### 7.1.9 Mcu\_StatusType

#### **Type**

## TRAVEO™ T2G family

#### 7 Appendix A – API reference



### **Description**

Mcu StatusType defines the result of status check.

CmOStatus: CMOP CPU status.

MainCoreStatus [4]: Main core CPU status. If there is only one core in the system, only the first of the array is used.

SysStatus: System status.

## 7.1.10 Mcu\_CpuStatusType

#### **Type**

uint8

### Description

Mcu CpuStatusType defines the CPU status.

## 7.1.11 Mcu\_SysStatusType

#### **Type**

uint8

#### **Description**

Mcu SysStatusType defines the system status.

#### 7.2 Constants

#### 7.2.1 Error codes

The service might return the error codes, shown in Table 3, if development error detection is enabled:

Table 3 Error codes

Name	Value	Description
MCU_E_PARAM_CLOCK	0x0B	ClockSetting is not a valid parameter.
MCU_E_PARAM_MODE	0x0C	McuMode is not a valid parameter.
MCU_E_PARAM_RAMSECTION	0x0D	RamSection is not a valid parameter.
MCU_E_PLL_NOT_LOCKED	0x0E	PLL not locked yet.
MCU_E_UNINIT	0x0F	MCU has not been initialized yet.
MCU_E_PARAM_POINTER	0x10	versioninfo is a NULL pointer.
MCU_E_INIT_FAILED	0x11	The Mcu_Init() is called with a wrong parameter on the master core or the master core is not initialized yet.
MCU_E_CLOCK_FAILURE_FOR_CALLOUT	0x40	Clock source failure occurred. This error ID is used to call the error callout handler.
MCU_E_RESET_FAILURE_FOR_CALLOUT	0x41	Reset failure occurred. This error ID is used to call the error callout handler

## TRAVEO™ T2G family

## 7 Appendix A – API reference



Name	Value	Description
MCU_E_RESET_NOT_PERFORMED	0x60	<pre>Mcu_PerformReset did not perform reset.</pre>
MCU_E_SYSTEM_RESOURCE_UPDATE_NOT_COMPLETED	0x80	System resource update did not complete.
MCU_E_INVALID_CORE	0xA0	API is called on the invalid or unexpected core.
MCU_E_DIFFERENT_CONFIG	0xA1	Mcu_Init() is called with a wrong parameter on the satellite core.
MCU_E_ALREADY_INITIALIZED	0xA2	The MCU driver is already initialized on the executing core.

### 7.2.2 Version information

Table 4 lists the version information published in the driver's header file.

Table 4 Version information

Name	Value	Description
MCU_SW_MAJOR_VERSION	Refer to release notes	Major version number
MCU_SW_MINOR_VERSION	Refer to release notes	Minor version number
MCU_SW_PATCH_VERSION	Refer to release notes	Patch version number

### 7.2.3 Module information

**Table 5** Module information

Name	Value	Description
MCU_MODULE_ID	101	Module ID
MCU_VENDOR_ID	66	Vendor ID

### 7.2.4 API service IDs


The API service IDs, listed in Table 6, are published in the driver's header file.

Table 6 API service IDs

Name	Value	Description
MCU_API_SERVICE_INIT	0x0	Service ID of Mcu_Init
MCU_API_SERVICE_INIT_RAM_SECTION	0x1	Service ID of Mcu_InitRamSection
MCU_API_SERVICE_INIT_CLOCK	0x2	Service ID of Mcu_InitClock
MCU_API_SERVICE_DISTRIBUTE_PLL_CLOCK	0x3	Service ID of Mcu_DistributePllClock
MCU_API_SERVICE_GET_PLL_STATUS	0x4	Service ID of Mcu_GetPllStatus
MCU_API_SERVICE_GET_RESET_REASON	0x5	Service ID of Mcu_GetResetReason
MCU_API_SERVICE_GET_RESET_RAW_VALUE	0x6	Service ID of Mcu_GetResetRawValue
MCU_API_SERVICE_PERFORM_RESET	0x7	Service ID of Mcu_PerformReset
MCU_API_SERVICE_SET_MODE	0x8	Service ID of Mcu_SetMode
MCU_API_SERVICE_GET_VERSION_INFO	0x9	Service ID of Mcu_GetVersionInfo

## TRAVEO™ T2G family







Name	Value	Description
MCU_API_SERVICE_CHECK_CLOCK_STATUS	0x20	Service ID of Mcu_CheckClockStatus
MCU_API_SERVICE_CHECK_MODE_STATUS	0x21	Service ID of Mcu_CheckModeStatus
MCU_API_SERVICE_LVD_ISR	0x30	Service ID of ISR for low-voltage detection interrupt
MCU_API_SERVICE_GET_CORE_ID	0x40	Service ID of Mcu_GetCoreID

#### **Core ID value** 7.2.5

Name	Value	Description
MCU_CM0_CORE	0	ID of Arm® Cortex®-M0+.
		This value is returned from Mcu_GetCoreID().
MCU_CM4_OR_CM7_0_CORE	1	ID of Arm® Cortex®-M4 or Arm® Cortex®-M7 CPU0.
		This value is returned from Mcu_GetCoreID().
MCU_CM7_1_CORE	2	ID of Arm® Cortex®-M7 CPU1.
		This value is returned from Mcu_GetCoreID().
MCU_CM7_2_CORE	3	ID of Arm® Cortex®-M7 CPU2.
		This value is returned from Mcu_GetCoreID().
MCU_CM7_3_CORE	4	ID of Arm® Cortex®-M7 CPU3.
		This value is returned from Mcu_GetCoreID().
MCU_INVALID_CORE	255	Invalid core ID.

#### **Functions** 7.3

#### 7.3.1 Mcu\_Init

#### **Syntax**

```
void Mcu_Init(
    const Mcu_ConfigType* ConfigPtr
```

#### **Service ID**

0x0

#### Parameters (in)

ConfigPtr

## Parameters (out)

None

### **Return value**

None

#### TRAVEO™ T2G family

## 7 Appendix A – API reference



#### **DET errors**

MCU\_E\_INIT\_FAILED - Invalid parameter is passed to the master core, or the master core is not initialized yet when Mcu Init() is called on the satellite core.

MCU\_E\_ALREADY\_INITIALIZED - Cores are already initialized when Mcu\_Init() is called on the master core, or the MCU driver on the satellite core is already initialized.

MCU\_E\_DIFFERENT\_CONFIG - Invalid parameter is passed to the Mcu\_Init() called on the satellite core.

MCU E INVALID CORE - Called on the invalid core.

#### **DEM errors**

MCU\_E\_CLOCK\_FAILURE - Clock source failure occurred.

#### **Description**

This function initializes the MCU driver and shows the configuration settings for power down, clock, and RAM sections within the MCU driver.

## 7.3.2 Mcu\_InitRamSection

#### **Syntax**

#### **Service ID**

0x1

#### Parameters (in)

RamSection - Selects the RAM memory section provided in the configuration set.

#### Parameters (out)

None

#### **Return value**

```
E OK Or E NOT OK
```

#### **DET errors**

- MCU E PARAM RAMSECTION Invalid parameter.
- MCU E UNINIT The module is uninitialized.
- MCU E INVALID CORE Called on the unexpected core.

#### **DEM errors**

None

#### **Description**

This function initializes the RAM section wise.

#### TRAVEO™ T2G family

7 Appendix A - API reference



## 7.3.3 Mcu\_InitClock

#### **Syntax**

#### **Service ID**

0x2

#### Parameters (in)

ClockSetting - Clock setting.

#### Parameters (out)

None

#### **Return value**

E OK Or E NOT OK

#### **DET errors**

- MCU E PARAM CLOCK Invalid parameter.
- MCU E UNINIT The module is uninitialized.
- MCU E INVALID CORE Called on the unexpected core.

#### **DEM errors**

MCU E CLOCK FAILURE - Clock source failure.

#### **Description**

This function initializes the PLL and other MCU-specific clock options.

## 7.3.4 Mcu\_DistributePllClock

#### **Syntax**

#### **Service ID**

0x3

## Parameters (in)

None

#### Parameters (out)

None

#### **Return value**

```
E OK Or E NOT OK
```

#### TRAVEO™ T2G family

#### 7 Appendix A – API reference



#### **DET errors**

- MCU E PLL NOT LOCKED The status of the PLL is not locked.
- MCU E UNINIT The module is uninitialized.
- MCU E INVALID CORE Called on the unexpected core.

#### **DEM errors**

None

#### **Description**

This function activates the FLL, PLLs, SSCG PLLs or all to MCU clock distribution. This function is executed if the MCU needs a separate request to activate the FLL, PLLs, or both after the FLL, PLLs, SSCG PLLs or all are locked.

### 7.3.5 Mcu\_GetPllStatus

#### **Syntax**

#### **Service ID**

0x4

#### Parameters (in)

None

#### Parameters (out)

None

#### **Return value**

The lock status of the PLL clock.

#### **DET errors**

- MCU E UNINIT The module is uninitialized.
- MCU E INVALID CORE Called on the invalid core.

#### **DEM errors**

None

#### **Description**

This function provides the lock status of the PLLs, SSCG PLLs, or FLL.

#### TRAVEO™ T2G family

7 Appendix A - API reference



## 7.3.6 Mcu\_GetResetReason

#### **Syntax**

#### **Service ID**

0x5

#### Parameters (in)

None

#### Parameters (out)

None

#### **Return value**

Reset reason

#### **DET errors**

- MCU E UNINIT The module is uninitialized.
- MCU\_E\_INVALID\_CORE Called on the invalid core.

#### **DEM errors**

None

#### **Description**

This function returns the reset reason, if supported by hardware. A call to the API service returns exactly one reset reason. If no more reset reasons are available, the reset cause MCU RESET UNDEFINED is returned.

## 7.3.7 Mcu\_GetResetRawValue

#### **Syntax**

#### **Service ID**

0x6

#### Parameters (in)

None

#### Parameters (out)

None

#### **Return value**

Raw reset type

# TRAVEO™ T2G family

# 7 Appendix A – API reference



### **DET errors**

- MCU E UNINIT The module is uninitialized.
- MCU\_E\_INVALID\_CORE Called on the invalid core.

# **DEM errors**

None

# **Description**

This function reads the reset type from the hardware register, if supported.

# 7.3.8 Mcu\_PerformReset

# **Syntax**

```
void Mcu_PerformReset(
     void
)
```

# **Service ID**

0x7

# Parameters (in)

None

# Parameters (out)

None

# **Return value**

None

# **DET errors**

- MCU\_E\_UNINIT The module is uninitialized.
- MCU E RESET NOT PERFORMED-McuResetSelect is not configured.
- MCU\_E\_INVALID\_CORE Called on the invalid core.

#### **DEM errors**

MCU E RESET FAILURE - Reset failure occurred.

# **Description**

This function performs a microcontroller reset, whereby the hardware feature of the microcontroller is used.

# TRAVEO™ T2G family

7 Appendix A – API reference



# 7.3.9 Mcu\_SetMode

# **Syntax**

```
void Mcu_SetMode(
     Mcu_ModeType McuMode
)
```

# **Service ID**

0x8

# Parameters (in)

McuMode - Selects the mode configured in the configuration set.

# Parameters (out)

None

### **Return value**

None

### **DET errors**

- MCU E PARAM MODE Invalid parameter.
- MCU E UNINIT The module is uninitialized.
- MCU E SYSTEM RESOURCE UPDATE NOT COMPLETED System resource update error.
- MCU E INVALID CORE Called on the unexpected core.

### **DEM errors**

 $\verb|MCU_E_CLOCK_FAILURE| - Clock source failure has occurred.$ 

# **Description**

This function sets the microcontroller into a low-power mode.

# 7.3.10 Mcu\_GetVersionInfo

# **Syntax**

```
void Mcu_GetVersionInfo(
    Std_VersionInfoType* versioninfo
)
```

### **Service ID**

0x9

# Parameters (in)

None

User guide

# Parameters (out)

versioninfo - Version information of the MCU driver.

74

# TRAVEO™ T2G family

# 7 Appendix A – API reference



# **Return value**

None

### **DET errors**

MCU E PARAM POINTER - Parameter versioninfo is a NULL pointer.

#### **DEM errors**

None

# **Description**

This function returns the version of this module.

# 7.3.11 Mcu\_CheckClockStatus

# **Syntax**

# **Service ID**

0x20

# Parameters (in)

ClockSettingId - Clock setting ID for checking.

# Parameters (out)

None

# **Return value**

```
E_OK or E_NOT_OK
```

# **DET errors**

- MCU E UNINIT The module is uninitialized.
- MCU E PARAM CLOCK Invalid parameter.
- MCU E INVALID CORE Called on the invalid core.

#### **DEM errors**

None

# **Description**

This service checks whether the register has a value corresponding to the clock configuration.

# TRAVEO™ T2G family

7 Appendix A – API reference



# 7.3.12 Mcu\_CheckModeStatus

# **Syntax**

```
Std_ReturnType Mcu_CheckModeStatus(
          Mcu_ModeType ModeSettingId,
          Mcu_StatusType* StatusPtr
)
```

# **Service ID**

0x21

# Parameters (in)

ModeSettingId - Mode setting ID for checking.

# Parameters (out)

StatusPtr - Result of status check.

# **Return value**

```
E_OK or E_NOT_OK
```

# DET errors

- MCU E UNINIT The module is uninitialized.
- MCU E PARAM MODE Invalid parameter.
- MCU E PARAM POINTER Parameter StatusPtr is a NULL pointer.
- MCU\_E\_INVALID CORE Called on the invalid core.

# **DEM errors**

None

# **Description**

This service checks whether the register has a value corresponding to the mode configuration.

# 7.3.13 Mcu\_GetCoreID

# **Syntax**

```
Uint8 Mcu_GetCoreID(
     void
)
```

# **Service ID**

0x40

# Parameters (in)

None

# Parameters (out)

None

# TRAVEO™ T2G family

# 7 Appendix A - API reference



### **Return value**

ID of the executing core.

0: Arm® Cortex®-M0+

1: Arm® Cortex®-M4 or Arm® Cortex®-M7 CPU 0

2: Arm® Cortex®-M7 CPU 1

3: Arm® Cortex®-M7 CPU 2

4: Arm® Cortex®-M7 CPU 3

255: Invalid

#### **DET errors**

None

# **DEM errors**

None

# **Description**

This function returns the ID of the executing core.

# 7.4 Required callback functions

# 7.4.1 DET

If development error detection is enabled, the MCU driver uses the following callback function provided by DET. If you do not use DET, you must implement this function within your application.

# Det\_ReportError

### **Syntax**

```
Std_ReturnType Det_ReportError
(
    uint16 ModuleId,
    uint8 InstanceId,
    uint8 ApiId,
    uint8 ErrorId
)
```

# Reentrancy

Reentrant

# Parameters (in)

- ModuleId Module ID of calling module.
- InstanceId-McuCoreConfigurationId of the core that calls this function or MCU INVALID CORE.
- Apild ID of the API service that calls this function.
- ErrorId ID of the detected development error.

# TRAVEO™ T2G family

# 7 Appendix A – API reference



### **Return value**

Returns always E OK (is required for services).

# **Description**

Service for reporting development errors.

### 7.4.2 **DEM**

If DEM notifications are enabled, the MCU driver uses the following callback function provided by DEM. If you do not use DEM, you must implement this function within your application.

# **Dem\_ReportErrorStatus**

# **Syntax**

```
void Dem_ReportErrorStatus
(
         Dem_EventIdType EventId,
         Dem_EventStatusType EventStatus)
```

### Reentrancy

Reentrant

# Parameters (in)

- EventId Identification of an event by the assigned event ID.
- EventStatus Monitor test result of the given event.

### **Return value**

None

# **Description**

Service for reporting diagnostic events.

# 7.4.3 Callout functions

# 7.4.3.1 Error callout API

The AUTOSAR MCU module requires an error callout handler. Each error is reported to this handler; error checking cannot be switched off. The name of the function to be called can be configured with the McuErrorCalloutFunction parameter.

#### **Syntax**

```
void Error_Handler_Name
(
    uint16 ModuleId,
    uint8 InstanceId,
    uint8 ApiId,
    uint8 ErrorId
)
```

# TRAVEO™ T2G family

# 7 Appendix A - API reference



# Reentrancy

Reentrant

# Parameters (in)

- ModuleId Module ID of the calling module.
- InstanceId-McuCoreConfigurationId of the core that calls this function or MCU INVALID CORE.
- Apild ID of the API service that calls this function.
- ErrorId ID of the detected error.

#### **Return value**

None

# **Description**

Service for reporting errors.

#### **Get core ID API**

The AUTOSAR MCU module requires a function to get valid core ID. This function is being used to determine from which core the code is getting executed. The name of the function to be called can be configured by the McuGetCoreIdFunction parameter.

# **Syntax**

uint8 GetCoreID\_Function\_Name (void)

### Reentrancy

Reentrant

### Parameters (in)

None

### **Return value**

• CoreId - ID of the current core.

# **Description**

Service for getting a valid core ID.

Note: This function shall return the core ID configured in the

McuMulticore/McuCoreConfiguration/McuCoreId.

For example: Two cores are configured in the McuCoreConfiguration.

Executing core	McuCoreConfigurationId	McuCoreld			
CM7_0	0	15			
CM7_1	1	16			

- Upon calling this function from core CM7\_0, it shall return 15.
- Upon calling this function from core CM7\_1, it shall return 16.

# Appendix B - Access register table

# 8 Appendix B – Access register table

MCU 3.0 driver user guide TRAVEO™ T2G family

# **PERI**

	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
	TIMEOUT_CTL	31:0	Word (32 bits)	0x00000000   timeout value	Timeout control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFFF	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	DIV_CMD	31:0	Word (32 bits)	Depends on configuration value.	Divider command register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
0	CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (PCLK divider type << 8)   (PCLK divider index)	Clock control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x000003FF	0x00000***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	DIV_8_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)	Divider control (for 8.0 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF01	<pre>0x0000**0* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
	DIV_16_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)	Divider control (for 16.0 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FFF01	<pre>0x00****0* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
-	DIV_16_5_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)   (fractional divider value << 3)	Divider control (for 16.5 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FFFFF9	0x00*****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)





Appendix B Access societos table	RAVEO™ T2G family	co oto di ivei usei guide
10+05+3410		Suine

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	DIV_24_5_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)   (fractional divider value << 3)	Divider control (for 24.5 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFFFFFF9	Ox******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	PERI_GROUP_STR UCT.CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (divider value << 8)	Clock control of peripheral group register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	<pre>0x0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
	PERI_GROUP_STR UCT.SL_CTL	31:0	Word (32 bits)	0x00000000   (slave enable << slave n) (n = 0 - 15)	Peripheral group, slave n disable	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFFF	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
81	PCLK_GROUP.DIV _CMD	31:0	Word (32 bits)	Depends on configuration value.	Divider command register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	PCLK_GROUP.CLO CK_CTL	31:0	Word (32 bits)	0x00000000   (PCLK divider type << 8)   (PCLK divider index)	Clock control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x000003FF	<pre>0x00000*** (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
	PCLK_GROUP.DIV _8_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)	Divider control (for 8.0 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF01	<pre>0x0000**0* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
002-30199 Re	PCLK_GROUP.DIV _16_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)	Divider control (for 16.0 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FFFF01	<pre>0x00****0* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>

infineon

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
PCLK_GROUP.DIV _16_5_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)   (fractional divider value << 3)	Divider control (for 16.5 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FFFF9	0x00******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
PCLK_GROUP.DIV _24_5_CTL	31:0	Word (32 bits)	0x00000000   (integer divider value << 8)   (fractional divider value << 3)	Divider control (for 24.5 divider) register	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFFFFFF9	0x******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)

#### **CPUSS** 8.2

2	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
	IDENTITY	31:0	Word (32 bits)	-	Identity	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CM4_STATUS	31:0	Word (32 bits)	-	CM4 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CM4_CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (fast clock divider value << 8)	CM4 clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	Ox0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
202	CM0_CTL	31:0	Word (32 bits)	-	CM0+ control	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
20100 Dov *I	CM0_STATUS	31:0	Word (32 bits)	-	CM0+ status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

8 Appendix B - Access register table	TRAVEO™ T2G family	C

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value	8 Appe	TRAV
CM0_CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (peri clock divider value << 24)   (slow clock divider value << 8)	CM0+ clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFF00FF00	Ox**00**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)	8 Appendix B – Access	TRAVEO™ T2G family
M4_PWR_CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	CM4 power control	Mcu_SetMode	0x00000003	Ox0000000*  (After Mcu_SetMode. Digit * depends on configuration value.)	register table	<u>y</u>
M4_PWR_DELAY_ TL	31:0	Word (32 bits)	0x00000000   power up delay	CM4 power control	Mcu_SetMode	0x000003FF	0x00000***  (After Mcu_SetMode. Digit * depends on configuration value.)	table	
RAMO_CTL	31:0	Word (32 bits)	0x00000000   (wait cycle for fast domain << 8)   (wait cycle for slow domain)	RAM 0 control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000303	Ox00000*0*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)		
RAMO_STATUS	31:0	Word (32 bits)	-	RAM 0 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)		
RAMO_PWR_MACRO CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	RAM 0 power control	Mcu_SetMode	0x00000003	Ox0000000* (After Mcu_SetMode. Digit * depends on configuration value.)		
RAM1_CTL	31:0	Word (32 bits)	0x00000000   (wait cycle for fast domain << 8)   (wait cycle for slow domain)	RAM 1 control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000303	Ox00000*0*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)		
RAM1_STATUS	31:0	Word (32 bits)	-	RAM 1 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)	•	



User guide

83

# 8 Appendix B - Access register table

	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	RAM1_PWR_CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	RAM 1 power control	Mcu_SetMode	0x00000003	Ox0000000* (After Mcu_SetMode. Digit * depends on configuration value.)
	RAM2_CTL	31:0	Word (32 bits)	0x00000000   (wait cycle for fast domain << 8)   (wait cycle for slow domain)	RAM 2 control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000303	Ox00000*0*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	RAM2_STATUS	31:0	Word (32 bits)	-	RAM 2 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	RAM2_PWR_CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	RAM 2 power control	Mcu_SetMode	0x00000003	0x0000000* (After Mcu_SetMode. Digit * depends on configuration value.)
84	RAM_PWR_DELAY_ CTL	31:0	Word (32 bits)	0x00000000   power up delay	Power up delay used for all SRAM power domains	Mcu_SetMode	0x000003FF	0x00000*** (After Mcu_SetMode. Digit * depends on configuration value.)
	ROM_CTL	31:0	Word (32 bits)	0x00000000   (wait cycle for fast domain << 8)   (wait cycle for slow domain)	ROM control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000303	0x00000*0*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	SYSTICK_CTL	31:0	Word (32 bits)	-	SysTick timer control	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
002-30199 Rev	CM0_SYSTEM_INT _CTL	31:0	Word (32 bits)	-	CM0+ system interrupt control	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

_		_
Appendix B Access register table	rRAVEO™ T2G family	ACO 3.0 di Ivei daei guide
ś	2	Ċ
5	$\leq$	
3	<b>\</b>	Ų
<u>.</u>	<b>ا</b>	Č
<	3	_
U	_	
	2	_
>	G	<
•	2	<u> </u>
3	3	_
2	⊇.	2
•	5	Ų
3	_	<u> </u>
3.		
2		Œ
5		2
7		5
;		7
<del>,</del>		•••
-		
•	1	

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
CM4_SYSTEM_INT _CTL	31:0	Word (32 bits)	-	CM4 system interrupt control	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
CM7_0_STATUS	31:0	Word (32 bits)	-	CM7_0 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
FAST_0_CLOCK_C TL	31:0	Word (32 bits)	0x00000000   (fast 0 clock integer divider value << 8)   (fast 0 clock fractional divider value << 3)	Fast 0 clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFF8	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
TRC_DBG_CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (trace debug clock divider value << 8)	Trace debug clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	<pre>0x0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
CM7_1_STATUS	31:0	Word (32 bits)	-	CM7_1 status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
FAST_1_CLOCK_C TL	31:0	Word (32 bits)	0x00000000   (fast 1 clock integer divider value << 8)   (fast 1 clock fractional divider value << 3)	Fast 1 clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFF8	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
FAST_2_CLOCK_C TL	31:0	Word (32 bits)	0x00000000   (fast 2 clock integer divider value << 8)   (fast 2 clock fractional divider value << 3)	Fast 2 clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFF8	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on the configuration value.)

User guide

85

Ξ.			3.20							
	FAST_3_CLOCK_C	31:0	Word (32 bits)	0x00000000   (fast 3 clock integer divider value << 8)   (fast 3 clock fractional divider value << 3)	Fast 3 clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFF8	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on the configuration value.)		
900	SLOW_CLOCK_CTL	31:0	Word (32 bits)	0x00000000   (slow clock divider value << 8)	Slow clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	Ox0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)		
	PERI_CLOCK_CTL	31:0	Word (32 bits)	0x000000000   (peri clock divider value << 8)	Peripheral clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	<pre>0x0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>		
	MEM_CLOCK_CTL	31:0	Word (32 bits)	0x000000000   (mem clock divider value << 8)	Memory clock control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF00	<pre>0x0000**00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>		
	CM7_0_PWR_CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	CM7_0 power control	Mcu_SetMode	0x00000003	0x0000000* (After Mcu_SetMode. Digit * depends on configuration value.)		
	CM7_0_PWR_DELA Y_CTL	31:0	Word (32 bits)	0x00000000   power up delay	CM7_0 power control	Mcu_SetMode	0x000003FF	0x00000***  (After Mcu_SetMode. Digit * depends on configuration value.)		
	CM7_1_PWR_CTL	31:0	Word (32 bits)	0x00000000   (register key << 16)   power mode	CM7_1 power control	Mcu_SetMode	0x00000003	Ox0000000*  (After Mcu_SetMode. Digit * depends on configuration value.)		

Mcu\_SetMode

**Description** 

Timing

Mask value

0x000003FF

0x00000\*\*\*

(After Mcu\_SetMode. Digit \*

depends on configuration value.)

**Monitoring value** 



CM7\_1\_PWR\_DELA Y\_CTL

User guide

86

Register

Bit

No.

Access

size

Word

(32 bits)

0x00000000 | power

up delay

CM7\_1

power

control

31:0

Value

С	X	כ	
	•	1	

Register

Y CTL

Y CTL

NT CTL

NT CTL

CM7 2 PWR CTL

CM7 2 PWR DELA

CM7 3 PWR CTL

CM7 3 PWR DELA

CM7 0 SYSTEM I

CM7 1 SYSTEM I

Bit

No.

31:0

31:0

31:0

31:0

31:0

31:0

Access

size

Word

Word

Word

Word

Word

Word

(32 bits)

(32 bits)

(32 bits)

(32 bits)

(32 bits)

(32 bits)

Value

0x00000000 |

power mode

0x00000000 |

power mode

up delay

up delay

(register key << 16) |

0x00000000 | power

(register key << 16) |

0x00000000 | power

#### 8.3 DW

Register	Bit	Access	Value	Description	Timing	Mask value	Monitoring value
	No.	size					
CTL	31:0	Word (32 bits)	0x00000000   (DW enable << 31)	Control	Mcu_SetMode	0x80000000	0x*0000000 (After Mcu_SetMode. Digit * depends on configuration value.)

**Description** 

CM7\_2

power

control

CM7\_2

power control

CM7\_3

power

control

CM7\_3

power

control

CM7\_0

system

control

CM7\_1

system

interrupt control

interrupt

**Timing** 

Mcu SetMode

Mcu SetMode

Mcu SetMode

Mcu SetMode

Not used.

Not used.

Mask value

0x0000003

0x000003FF

0x00000003

0x000003FF

0x00000000

(Monitoring is

not needed.)

0x00000000

(Monitoring is

not needed.)

**Monitoring value** 

(After Mcu SetMode. Digit \*

(Monitoring is not needed.)

(Monitoring is not needed.)

depends on configuration value.)

depends on configuration value.)

depends on configuration value.)

depends on configuration value.)

0x0000000\*

0x00000\*\*\*

0x0000000\*

0x00000\*\*\*

0x00000000

0x00000000



# **DMAC**

User g	8.4 DMAC										
uide	Register		Bit	Access	Value	Description	Timing	Mask value	Monitoring value		
			No.	size							
	CTL		31:0	Word	0x00000000	Control	Mcu_SetMode	0x80000000	0x*0000000		
				(32 bits)	(DMAC enable <<				(After Mcu_SetMode. Digit *		
					31)				depends on configuration value.)		

#### **FLASHC** 8.5

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
FLASH_CTL	31:0	Word (32 bits)	0x00000000   wait cycle	Flash control	Mcu_Init Mcu_InitClock Mcu_SetMode		<pre>0x0000000* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>

#### FLASHC1 8.6

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
FLASH_CTL	31:0	Word (32 bits)	0x00000000   wait cycle	Flash control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000000F	Ox0000000*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on the configuration value.)



88

R	.7 SRS:	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
P	PWR_LVD_CTL	31:0	Word (32 bits)	Depends on configuration value.	High voltage / low voltage detector (HVLVD) configuration register	Mcu_SetMode	0x0007DF00	0x000***00 (After Mcu_SetMode. Digit * depends on configuration value.)
P	PWR_LVD_CTL2	31:0	Word (32 bits)	Depends on configuration value.	High voltage / low voltage detector (HVLVD) configuration register #2	Mcu_SetMode	0x0007DF00	0x000***00 (After Mcu_SetMode. Digit * depends on configuration value.)
C	CLK_DSI_SELECT	31:0	Word (32 bits)	0x00000000   DSI source	Clock DSI select register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000001F	0x000000**  (After Mcu_Init, Mcu_InitClocand Mcu_SetMode. Digit * depends on configuration value.)
C T	CLK_OUTPUT_FAS	31:0	Word (32 bits)	Depends on configuration value.	Fast clock output select register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0FFF0FFF	0x0***0***  (After Mcu_Init, Mcu_InitClocand Mcu_SetMode. Digit * depends on configuration value.)
C W	CLK_OUTPUT_SLO	31:0	Word (32 bits)	Depends on configuration value.	Slow clock output select register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x000000FF	0x000000**  (After Mcu_Init, Mcu_InitClocated and Mcu_SetMode. Digit * depends on configuration value.)
	CLK_CAL_CNT1	31:0	Word (32 bits)	-	Clock calibration counter 1	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
_ C	CLK_CAL_CNT2	31:0	Word (32 bits)	-	Clock calibration counter 2	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

=.								
ide	SRSS_INTR	31:0	Word (32 bits)	0x00000000   (HVLVD2 interrupt << 2)   (HVLVD1 interrupt << 1)	SRSS interrupt register	Mcu_SetMode Mcu_Lvd_Isr_Ca t1 Mcu_Lvd_Isr_Ca t2	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	SRSS_INTR_SET	31:0	Word (32 bits)	-	SRSS interrupt set register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	SRSS_INTR_MASK	31:0	Word (32 bits)	0x00000000   (HVLVD2 interrupt << 2)   (HVLVD1 interrupt << 1)	SRSS interrupt mask register	Mcu_SetMode	0x00000003	Ox0000000* (After Mcu_SetMode. Digit * depends on configuration value.)
90	SRSS_INTR_MASK ED	31:0	Word (32 bits)	-	SRSS interrupt masked register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	PWR_CTL	31:0	Word (32 bits)	-	Power mode control	Read only.	0x00000000 (monitoring is not needed.)	The value does not care due to it changes dynamically.
	PWR_CTL2	31:0	Word (32 bits)	Depends on configuration value.	Power mode control 2	Mcu_SetMode	0x81100011	0x***000** (After Mcu_SetMode. Digit * depends on configuration value.)
	PWR_HIBERNATE	31:0	Word (32 bits)	Depends on configuration value.	HIBERNATE mode register	Mcu_SetMode	0xBFFEFFFF	0x****3AFF (After Mcu_SetMode to Hibernate mode. Digit * depends on configuration value.)
002-3019								(After Mcu_SetMode to Sleep or DeepSleep mode.)

Description

Timing

Mask value

**Monitoring value** 

User guide

Register

Bit

No.

Access

size

Value

8 Appendix B – Access register table	TRAVEO™ T2G family	ויוכס טייס מוויילו מסכו פמומל
--------------------------------------	--------------------	-------------------------------

	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
D D	PWR_HIB_WAKE_C	31:0	Word (32 bits)	Depends on the configuration value.	HIBERNATE Wakeup mask register	Mcu_SetMode	0xE0FFFFF	0x*******  (After Mcu_SetMode. Digit * depends on the configuration value.)
	PWR_HIB_WAKE_C TL2	31:0	Word (32 bits)	Depends on the configuration value.	HIBERNATE Wakeup polarity register	Mcu_SetMode	0x00FFFFFF	0x*******  (After Mcu_SetMode. Digit * depends on the configuration value.)
	PWR_HIB_WAKE_C AUSE	31:0	Word (32 bits)	0xE0FFFFF	HIBERNATE Wakeup cause register	Mcu_SetMode	0x00000000 (Monitoring is not required.)	0x00000000 (Monitoring is not needed.)
	PWR_SSV_CTL	31:0	Word (32 bits)	Depends on configuration value.	Supply supervision control register	Mcu_SetMode	0x09D909D9	0x*******  (After Mcu_SetMode. Digit * depends on configuration value.)
01	TST_DDFT_FAST_ CTL	31:0	Word (32 bits)	Depends on configuration value.	Fast digital DFT control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x66003F3F	<pre>0x**00**** (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
	TST_DDFT_SLOW_ CTL	31:0	Word (32 bits)	Depends on configuration value.	Slow digital DFT control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC0009F9F	<pre>0x*000**** (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
	CLK_PATH_SELEC T	31:0	Word (32 bits)	0x00000000   clock path source	Clock path select register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000007	<pre>0x0000000* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>



# 8 Appendix B - Access register table

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	CLK_ROOT_SELEC T	31:0	Word (32 bits)	0x00000000   (root clock enable << 31)   (root clock direct mux << 8)   (root clock divider value << 4)   root clock source	Clock root select register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x8000013F	Ox*0000***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_HF_STRUCTS .CSV_ACT_STRUC T.REF_CTL	31:0	Word (32 bits)	0x00000000   (CSV enable << 31)   (CSV action << 30)   CSV startup delay	Clock supervision reference control for root clocks	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC000FFFF	Ox*000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
92	CSV_HF_STRUCTS .CSV_ACT_STRUC T.REF_LIMIT	31:0	Word (32 bits)	0x00000000   (CSV upper threshold << 16)   CSV lower threshold	Clock supervision reference limits for root clocks	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFFFFFFF	Ox*******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_HF_STRUCTS .CSV_ACT_STRUC T.MON_CTL	31:0	Word (32 bits)	0x00000000   CSV period	Clock supervision monitor control for root clocks	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFFF	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_HF_STRUCTS .CSV_ACT_STRUC T.CNT_STAT	31:0	Word (32 bits)	-	Clock supervision counters for root clocks	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
002-30199 Rev. 2025-04-	CLK_SELECT	31:0	Word (32 bits)	Depends on configuration value.	Clock selection register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FF03	Ox0000**0*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)

Infineon

Annendiy B = Access register table	TRAVEO™ T2G family	10 3.0 ariver user guide
ister table		guide

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	CLK_TIMER_CTL	31:0	Word (32 bits)	Depends on configuration value.	Timer clock control register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x80FF0301	Ox*0**0*0*  (After Mcu_Init,  Mcu_InitClock and  Mcu_SetMode. Digit * depends on  configuration value.)
	CLK_ILOO_CONFI G	31:0	Word (32 bits)	0x00000000   (ILO0 enable << 31)   (ILO0 monitor enable << 30)   ILO0 backup enable	ILO0 configuration	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC0000001	<pre>0x*00000* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
93	CLK_ILO1_CONFI G	31:0	Word (32 bits)	0x00000000   (ILO1 enable << 31)   (ILO1 monitor enable << 30)	ILO1 configuration	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC0000000	Ox*0000000  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CLK_IMO_CONFIG	31:0	Word (32 bits)	0x00000000   (IMO enable << 31)	IMO configuration	Mcu_Init Mcu_InitClock Mcu_SetMode	0x80000000	0x*0000000 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
00:	CLK_ECO_CONFIG	31:0	Word (32 bits)	0x00000000   (ECO enable << 31)   (ECO divider enable << 28)   (ECO divider disable << 27)   (AGC enable << 1)	ECO configuration register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x98000002	0x**00000* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)



neon

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	CLK_ECO_PRESCA LE	31:0	Word (32 bits)	0x00000000   (ECO integer divider value << 16)   (ECO fractional divider value << 8)	ECO prescaler configuration register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x03FFFF00	0x0*****00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CLK_ECO_STATUS	31:0	Word (32 bits)	-	ECO status register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CLK_FLL_CONFIG	31:0	Word (32 bits)	Depends on configuration value.	FLL configuration register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x8103FFFF	Ox**0*****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
94	CLK_FLL_CONFIG 2	31:0	Word (32 bits)	Depends on configuration value.	FLL configuration register 2	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFFFF1FFF	Ox*******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CLK_FLL_CONFIG 3	31:0	Word (32 bits)	Depends on configuration value.	FLL configuration register 3	Mcu_Init Mcu_InitClock Mcu_SetMode Mcu_Distribute PllClock	0x301FFFFF	Ox*0******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)  Ox*0000000  (After  Mcu_DistributePllClock. Digit * depends on configuration value.)
002-30199 202	CLK_FLL_CONFIG 4	31:0	Word (32 bits)	Depends on configuration value.	FLL configuration register 4	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC1FF07FF	Ox****0***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)

Infineon

# 8 Appendix B - Access register table TRAVEO™ T2G family

i cor alli	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
20	CLK_FLL_STATUS	31:0	Word (32 bits)	-	FLL status register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CLK_ECO_CONFIG 2	31:0	Word (32 bits)	Depends on configuration value.	ECO configuration register 2	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00007FF7	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
0л	CLK_PLL_CONFIG	31:0	Word (32 bits)	Depends on configuration value.	PLL configuration register	Mcu_Init Mcu_InitClock Mcu_SetMode Mcu_Distribute PllClock	0xB81F1F7F	Ox******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)  Ox*0000000  (After  Mcu_DistributePllClock. Digit * depends on configuration value.)
	CLK_PLL_STATUS	31:0	Word (32 bits)	-	PLL status register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CSV_REF_SEL	31:0	Word (32 bits)	0x00000000   CSV reference clock	Select CSV reference clock for Active domain	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000007	Ox0000000*  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
002-3	CSV_REF_STRUCT .CSV_ACT_STRUC T.REF_CTL	31:0	Word (32 bits)	0x00000000   (CSV enable << 31)   (CSV action << 30)   CSV startup delay	Clock supervision reference control for reference clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0xC000FFFF	Ox*000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)

User guide

95

# 8 Appendix B - Access register table TRAVEO™ T2G family

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	CSV_REF_STRUCT .CSV_ACT_STRUC T.REF_LIMIT	31:0	Word (32 bits)	0x00000000   (CSV upper threshold << 16)   CSV lower threshold	Clock supervision reference limits for reference clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0xFFFFFFF	Ox*******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_REF_STRUCT .CSV_ACT_STRUC T.MON_CTL	31:0	Word (32 bits)	0x00000000   CSV period	Clock supervision monitor control for reference clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x0000FFFF	Ox0000****  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_REF_STRUCT .CSV_ACT_STRUC T.CNT_STAT	31:0	Word (32 bits)	-	Clock supervision counters for reference clock	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
96	CSV_LF_STRUCT. CSV_DPSLP_STRU CT.REF_CTL	31:0	Word (32 bits)	0x00000000   (CSV enable << 31)   CSV startup delay	Clock supervision reference control for LF clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x800001FF	Ox*0000***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_LF_STRUCT. CSV_DPSLP_STRU CT.REF_LIMIT	31:0	Word (32 bits)	0x00000000   (CSV upper threshold << 16)   CSV lower threshold	Clock supervision reference limits for LF clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FF00FF	Ox00**00**  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_LF_STRUCT. CSV_DPSLP_STRU CT.MON_CTL	31:0	Word (32 bits)	0x00000000   CSV period	Clock supervision monitor control for LF clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x000000FF	Ox000000**  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
002-30199 Rev. * 2025-04-2	CSV_LF_STRUCT. CSV_DPSLP_STRU CT.CNT_STAT	31:0	Word (32 bits)	-	Clock supervision counters for LF clock	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

**Infineon** 

Appendix B. Access register table	RAVEO™ T2G family	ICO 3.0 di ivei daei guide
<u>7</u>		•

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	CSV_ILO_STRUCT .CSV_DPSLP_STR UCT.REF_CTL	31:0	Word (32 bits)	0x00000000   (CSV enable << 31)   CSV startup delay	Clock supervision reference control for HVILO clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x800001FF	Ox*0000***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_ILO_STRUCT .CSV_DPSLP_STR UCT.REF_LIMIT	31:0	Word (32 bits)	0x00000000   (CSV upper threshold << 16)   CSV lower threshold	Clock supervision reference limits for HVILO clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00FF00FF	0x00**00**  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	CSV_ILO_STRUCT .CSV_DPSLP_STR UCT.MON_CTL	31:0	Word (32 bits)	0x00000000   CSV period	Clock supervision monitor control for HVILO clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x000000FF	<pre>0x000000** (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)</pre>
97	CSV_ILO_STRUCT .CSV_DPSLP_STR UCT.CNT_STAT	31:0	Word (32 bits)	-	Clock supervision counters for HVILO clock	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	RES_CAUSE	31:0	Word (32 bits)	0x61FF01FF	Reset cause observation register	Mcu_Init	0x61FF01FF	0x****0*** (After Mcu_Init. Digit * depends on configuration value.)
	RES_CAUSE2	31:0	Word (32 bits)	0x0001FFFF	Reset cause observation register 2	Mcu_Init	0x0001FFFF	Ox000*****  (After Mcu_Init. Digit * depends on configuration value.)
	WDT_B_STRUCT.L OCK	31:0	Word (32 bits)	0x00000000   lock value	WDT lock register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
002-30199 Rev	PLL400M_STRUCT .CONFIG	31:0	Word (32 bits)	Depends on configuration value.	400MHz PLL configuration register	Mcu_Init Mcu_InitClock Mcu_SetMode	0xB61F1FFF	Ox******  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)

Register

.CONFIG2

.CONFIG3

.STATUS

PLL400M STRUCT

PLL400M STRUCT

PLL400M STRUCT

Bit

No.

31:0

31:0

31:0

Access

size

Word

Word

Word

(32 bits)

(32 bits)

(32 bits)

Value

value.

value.

Depends on

Depends on

configuration

configuration

# MCU 3.0 driver user guide TRAVEO™ T2G family 8 Appendix B - Access register table

Infineon

**Monitoring value** 

(After Mcu Init, Mcu\_InitClock

depends on configuration value.)

and Mcu SetMode. Digit \*

(Monitoring is not needed.)

0x\*0\*\*\*\*\*

0x\*\*0\*0\*\*\*

0x00000000

Mask value

0xF0FFFFF

0x910703FF

0x00000000

(Monitoring is not needed.)

# 8.8 BACKUP

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
CTL	31:0	Word (32 bits)	Depends on configuration value.	Control	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00013308	Ox000***0* (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
STATUS	31:0	Word (32 bits)	-	Status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
RTC_RW	31:0	Word (32 bits)	0x00000000 0x00000001 0x00000002	RTC read write register	Mcu_Init Mcu_InitClock Mcu_SetMode	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

Description

400MHz PLL

configuration

400MHz PLL

configuration

400MHz PLL

status register

register 2

register 3

**Timing** 

Mcu Init

Mcu Init

Read only.

Mcu InitClock

Mcu InitClock

Mcu SetMode

Mcu SetMode



ion	O. C. C.
ion	
led.)	•

**Monitoring value** 

0x\*000\*\*\*0

Mask value

0xD0001130

		0110	(32 bits)	(LPECO enable << 31)   (LPECO amplitude detector enable << 30)   (LPECO divider enable << 28)   (LPECO maximum amplitude << 12)   (LPECO frequency range << 8)   (LPECO capacitance range << 4)	external crystal oscillator control	Mcu_InitClock Mcu_SetMode		(After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
99	LPECO_PRESCALE	31:0	Word (32 bits)	0x00000000   (LPECO integer divider value << 16)   (LPECO fractional divider value << 8)	Low-power external crystal oscillator prescaler	Mcu_Init Mcu_InitClock Mcu_SetMode	0x03FFFF00	Ox0*****00 (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on configuration value.)
	LPECO_STATUS	31:0	Word (32 bits)	-	Low-power external crystal oscillator status	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CSV_BAK_STRUCT .CSV_DPSLP_STR UCT.REF_CTL	31:0	Word (32 bits)	0x00000000   (CSV enable << 31)   CSV startup delay	Clock supervision reference control for backup clock	Mcu_Init Mcu_InitClock Mcu_SetMode	0x800001FF	Ox*0000***  (After Mcu_Init, Mcu_InitClock and Mcu_SetMode. Digit * depends on the configuration value.)

Description

Low-power

Timing

Mcu\_Init

User guide

Register

LPECO\_CTL

Bit

No.

31:0

Access

size

Word

Value

0x00000000|

100

Infineon

# 8 Appendix B – Access register table

#### Register Bit Access Value **Description Timing** Mask value **Monitoring value** No. size CSV BAK STRUCT Mcu Init 31:0 Word 0x00000000 | (CSV upper Clock 0x00FF00FF 0x00\*\*00\*\* .CSV DPSLP STR Mcu InitClock (32 bits) threshold << 16) | CSV lower supervision (After Mcu Init, UCT.REF LIMIT Mcu SetMode threshold reference Mcu InitClock and limits for Mcu SetMode. Digit \* backup depends on the clock configuration value.) CSV BAK STRUCT Mcu Init 31:0 Word 0x00000000 | CSV period Clock 0x000000FF 0x000000\*\* .CSV DPSLP STR Mcu InitClock (32 bits) supervision (After Mcu Init, UCT.MON CTL Mcu SetMode monitor Mcu InitClock and control for Mcu SetMode. Digit \* depends on the backup clock configuration value.) CSV BAK STRUCT 31:0 Word Clock Not used. 0x00000000 0x00000000 .CSV DPSLP STR (32 bits) supervision (Monitoring is (Monitoring is not needed.) UCT.CNT STAT counters for not required.) backup clock

#### CMOP SCS 8.9

Register	Bit	Access	Value	Description	Timing	Mask value	Monitoring value
	No.	size					
SYST_CSR	31:0	Word (32 bits)	-	Cortex®-M0+ SysTick control & status	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
CPUID	31:0	Word (32 bits)	-	Cortex®-M0+ CPUID register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)



Infineon

**Monitoring value** 

(Monitoring is not needed.)

(After Mcu SetMode. Digit \*

depends on configuration value.)

0x00000000

0x000000\*\*

#### 8.10 CM4\_SCS

Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
ACTLR	31:0	Word (32 bits)	-	Cortex®-M4 Auxiliary control register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
SYST_CSR	31:0	Word (32 bits)	-	Cortex®-M4 SysTick control and status register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
CPUID	31:0	Word (32 bits)	-	Cortex®-M4 CPUID base register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
AIRCR	31:0	Word (32 bits)	0x00000000   (register key << 16)   (reset request << 2)	Cortex®-M4 application interrupt and reset control register	Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

Timing

Not used.

Mcu SetMode

Mask value

0x00000000

(Monitoring is

not needed.)

0x00000016

**Description** 

Cortex®-M0+

application

interrupt

and reset control register

Cortex®-M0+

system

control

register

User guide

Register

AIRCR

SCR

Bit

No.

31:0

31:0

Access

size

Word

Word

(32 bits)

(32 bits)

Value

0x00000000 |

<< 4) |

(pending interrupt enable

(deepsleep enable << 2) |

(sleep on exit enable << 1)

# TRAVEO™ T2G family

#### 8 Appendix B – Access register table User guide Register Bit Description **Timing Monitoring value** Access Value Mask value No. size SCR Mcu SetMode 0x000000\*\* 31:0 Word Cortex®-M4 0x00000000 | 0x00000016 (32 bits) (pending interrupt system control (After Mcu SetMode. Digit \* enable << 4) | depends on configuration register (deepsleep enable value.) << 2) | (sleep on exit enable << 1)

#### 8.11 CM7\_SCS

	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
102	ACTLR	31:0	Word (32 bits)	-	Cortex®-M7 Auxiliary control register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
2	SYST_CSR	31:0	Word (32 bits)	-	Cortex®-M7 SysTick control and status register	Not used.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CPUID	31:0	Word (32 bits)	-	Cortex®-M7 CPUID base register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	AIRCR	31:0	Word (32 bits)	0x00000000   (register key << 16)   (reset request << 2)	Cortex®-M7 application interrupt and reset control register	Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)



Infineon

Appendix B = Access register table	ACU 3.0 driver user guide
------------------------------------	---------------------------

User guide	Register	Bit No.	Access size	Value	Description	Timing	Mask value	Monitoring value
de	SCR	31:0	Word (32 bits)	0x00000000   (pending interrupt enable << 4)   (deepsleep enable << 2)   (sleep on exit enable << 1)	Cortex®-M7 system control register	Mcu_SetMode	0x0000016	0x000000** (After Mcu_SetMode. Digit * depends on configuration value.)
10	CCR	31:0	Word (32 bits)	0x00000000   (I-cache enable << 17)   (D-cache enable << 16)	Cortex®-M7 configuration and control register	Mcu_SetMode Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CCSIDR	31:0	Word (32 bits)	-	Cortex®-M7 cache size ID register	Read only.	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	CSSELR	31:0	Word (32 bits)	0x00000000	Cortex®-M7 cache size selection register	Mcu_SetMode Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	ICIALLU	31:0	Word (32 bits)	0x00000000	Cortex®-M7 instruction cache invalidate all	Mcu_SetMode Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
	DCISW	31:0	Word (32 bits)	0x00000000   (way << 30)   (set << 5)	Cortex®-M7 data cache invalidate by set/way	Mcu_SetMode Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)
002-30199 Rev	DCCSW	31:0	Word (32 bits)	0x00000000   (way << 30)   (set << 5)	Cortex®-M7 data cache clean by set/way	Mcu_SetMode Mcu_PerformReset	0x00000000 (Monitoring is not needed.)	0x00000000 (Monitoring is not needed.)

# TRAVEO™ T2G family

**Revision history** 



# **Revision history**

Revision	Issue date	Description of change
**	2020-08-07	Initial release.
*A	2020-11-19	Changed a memmap file include folder in chapter 2.6.
		Added section 5.9 APIs Require Privileged Execution.
		MOVED TO INFINEON TEMPLATE.
*B	2021-05-19	Added the error case description in section 5.4.
		Added note for McuCsvAction in 4.5.2.15 MCU Clock Supervisor Settings
		Added note for McuHvLvdAction in 4.6.2 MCU HVLVD Settings
		Added note for McuVddaBodAction and McuVddaOvdAction in 4.6.3 MCU
		Supply Supervision Settings
		Added the section 6.3 Fault report structure.
		Add description about following configuration parameters.
		McuHibernateWakeupByBackupCsvEnable in 4.6.1 MCU HIBRENATE Mode Settings
		McuHibernateWakeupSenseMode in 4.6.1 MCU HIBRENATE Mode Settings
		Modified following configuration parameters.
		McuHibernateWakeupByWakeupPin <n>Enable in 4.6.1 MCU HIBRENATE</n>
		Mode Settings  McuHibernateWakeupPin <n>Polarity in 4.6.1 MCU HIBRENATE Mode</n>
		Settings
		Added value for following configuration parameters.
		McuCsvClock in 4.5.2.15 MCU Clock Supervisor Settings
		McuCsvStartupDelay in 4.5.2.15 MCU Clock Supervisor Settings
		Added note for following configuration parameters.
		McuSscgPllModulationDitheringEnable in 4.5.2.4 MCU SSCG PLL Clock Settings
		McuPumpClockSettings in 4.5.2.12 MCU Pump Clock Settings
		McuCsvStartupDelay in 4.5.2.15 MCU Clock Supervisor Settings
		Added description for following registers.
		PWR_HIB_WAKE_CTL in 8.6 SRSS
		PWR_HIB_WAKE_CTL2 in 8.6 SRSS
		PWR_HIB_WAKE_CAUSE in 8.6 SRSS
		CSV_BAK_STRUCT.CSV_DPSLP_STRUCT.REF_CTL in 8.7 BACKUP
		CSV_BAK_STRUCT.CSV_DPSLP_STRUCT.REF_LIMIT in 8.7 BACKUP
		CSV_BAK_STRUCT.CSV_DPSLP_STRUCT.MON_CTL in 8.7 BACKUP
		CSV_BAK_STRUCT.CSV_DPSLP_STRUCT.CNT_STAT in 8.7 BACKUP
		Modified description for following registers
		PWR_HIBERNATE in 8.6 SRSS
		CSV_LF_STRUCT.CSV_DPSLP_STRUCT.REF_CTL in 8.6 SRSS
		CSV_ILO_STRUCT.CSV_DPSLP_STRUCT.REF_CTL in 8.6 SRSS
		Added note for following configuration parameters.
		MculmoEnable in 4.5.1 MCU Clock Input.

# TRAVEO™ T2G family





# **Revision history**

Revision	Issue date	Description of change
		Mcullo0MonitorEnable in 4.5.1.6 MCU ILO Clock Settings
		Mcullo1MonitorEnable in 4.5.1.7 MCU ILO1 Clock Settings
		Modified note for following configuration parameters.
		McuFast0ClockFrequency, McuFast0ClockDivision,
		McuFast1ClockFrequency, and McuSlowClockFrequency in 4.5.2 MCU Clock Settings
		McuSscgPllFrequency and McuSscgPllModulationRate in 4.5.2.4 MCU SSCG PLL Clock Settings
		McuPclkFrequency in 4.5.2.8 MCU PCLK Settings
		McuPeriGroupClockFrequency in 4.5.2.9 MCU Peripheral Group Settings
		McuPeriGroupSlaveEnable in 4.5.2.10 MCU Peripheral Group Slave Settings
		McuLfClockSource in 4.5.2.11 MCU LF Clock Settings
		McuFreezeloRelease and McuDeepSleepRegulatorDisable in 4.6 MCU Mode Settings Configuration
		Deleted note for following configuration parameters.
		MCU_E_CLOCK_FAILURE and MCU_E_RESET_FAILURE in 4.4 MCU DEM Event Parameter References
		McuFllAutoDistributeEnable and McuFllAutoDistributeType in 4.5.2.2 MCU FLL Clock Settings
		McuHvLvdType in 4.6.2 MCU HVLVD Settings
		Modified description about folllowing configuration parameters.
		McuEcoAmplitudeTrimValue and McuEcoWatchdogTrimValue in 4.5.1.3 MCU ECO Trim Settings
		McuSscgPllModulationRate in 4.5.2.4 MCU SSCG PLL Clock Settings
*C	2021-05-25	Added note for following configuration parameters.
		McuRegHcSettings in 4.6.4 MCU REGHC Settings
		McuPmicSettings in 4.6.5 MCU PMIC Settings
*D	2021-06-25	Added the definition of WFI in Abbreviations and definitions
		Added note about Hibernate mode entry in section 5.3 MCU Mode
		Deleted value for McuSscgPllModulationMode in 4.5.2.4 MCU SSCG PLL Clock Settings
		Added note for following configuration parameters.
		McuFllAutoDistributeEnable and McuFllAutoDistributeType in 4.5.2.2 MCU FLL Clock Settings
		McuLinearCoreRegulatorDisable in 4.6 MCU Mode Settings Configuration
		Deleted note for McuVoltageReferenceBufferDisable in 4.6 MCU Mode Settings Configuration
*E	2021-08-19	Added a note in 6.2 Interrupts
*F	2021-12-21	Updated to the latest branding guidelines.
*G	2022-02-14	Added a note for following configuration parameters:
		McuEnableCacheFlushBeforeReset in 4.2 MCU module configuration
		McuRam0Macro <n>RetainBeforeReset in 4.2 MCU module configuration</n>
		McuRam1RetainBeforeReset in 4.2 MCU module configuration

# TRAVEO™ T2G family





Revision	Issue date	Description of change
		McuRam2RetainBeforeReset in 4.2 MCU module configuration
		McuEnableCacheFlushBeforeModeChange in 4.6 MCU mode settings
		McuRam0Macro <n>PowerMode in 4.6 MCU mode settings</n>
		McuRam1PowerMode in 4.6 MCU mode settings
		McuRam2PowerMode in 4.6 MCU mode settings
*H	2022-07-11	Added description for the McuHibernateClearPendingWakeup configuration parameter in 4.6.1 MCU hibernate settings
		Added a note for the McuWcoPrescaler configuration parameter in 4.5.1.8 MCU WCO settings
		Modified a note for the following configuration parameters:
		McuUpdateSystemResource in 4.6 MCU mode settings
		McuLinearCoreRegulatorDisable in 4.6 MCU mode settings
		McuRegHcSettings in 4.6.4 MCU REGHC Settings
		McuPmicSettings in 4.6.5 MCU PMIC Settings
		Deleted a note about REGHC in section 5.3 MCU Mode
		Deleted the description for the following registers:
		PWR_REGHC_STATUS in 8.6 SRSS
		PWR_REGHC_CTL in 8.6 SRSS
		PWR_REGHC_CTL2 in 8.6 SRSS
		PWR_REGHC_CTL4 in 8.6 SRSS
		PWR_PMIC_STATUS in 8.6 SRSS
		PWR_PMIC_CTL in 8.6 SRSS
		PWR_PMIC_CTL2 in 8.6 SRSS
		PWR_PMIC_CTL4 in 8.6 SRSS
*	2022-09-28	Added a note for the following configuration parameters:
·	2022 00 20	McuLpEcoAmplitudeDetectorEnable in 4.5.1.4 MCU LPECO clock settings
		McuBandgapReferencePowerMode in 4.6 MCU mode settings configuration
*J	2023-03-03	Added note about DeepSleep entry in section 5.3 MCU Mode
J	2023 03 03	Add description about following configuration parameters:
		McuFast2ClockFrequency in 4.5.2 MCU clcok settings
		McuFast2ClockDivision in 4.5.2 MCU clcok settings
		McuFast3ClockFrequency in 4.5.2 MCU clcok settings
		McuFast3ClockDivision in 4.5.2 MCU clcok settings
		McuFlash1WaitCycle in 4.5.2 MCU clcok settings
		McuMainCore2PowerMode in 4.6 MCU mode settings configuration
		McuMainCore3PowerMode in 4.6 MCU mode settings configuration
		McuMainCore2PowerUpDelay in 4.6 MCU mode settings configuration
		McuMainCore3PowerUpDelay in 4.6 MCU mode settings configuration
		Added value for following configuration parameters:
		McuTargetCpu in 4.6 MCU mode settings configuration
		Added description for following registers:
		FAST_2_CLOCK_CTL in 8.2 CPUSS

# TRAVEO™ T2G family



# **Revision history**

Revision	Issue date	Description of change
		FAST_3_CLOCK_CTL in 8.2 CPUSS
		CM7_2_PWR_CTL in 8.2 CPUSS
		CM7_2_PWR_DELAY_CTL in 8.2 CPUSS
		CM7_3_PWR_CTL in 8.2 CPUSS
		CM7_3_PWR_DELAY_CTL in 8.2 CPUSS
		Added section 8.6 FLASHC1
		Modified description of Mcu_StatusType in 7.1.9 Mcu_StatusType
		Added description about MCU_CM7_2_CORE and MCU_CM7_3_CORE in 7.2.5 Core ID value
		Added description about return value of Mcu_GetCoreID in 7.3.13 Mcu_GetCoreID
*K	2023-06-06	Modified description in 2.6.1 Memory allocation keyword
		Added a note for the following configuration parameters:
		McuPeriGroup in 4.5.2.9 MCU peripheral group settings
*L	2023-10-06	Added a note for the McuClockOutputSettings in 4.5.2.14 MCU clock output settings.
		Corrected core identification keyword on chapter 2.6
*M	2023-12-08	Web release. No content updates.
*N	2024-03-18	Added a note for following configuration parameters.
		McuDeepSleepRegulatorDisable in 4.6 MCU mode settings configuration
		McuVoltageReferenceBufferDisable in 4.6 MCU mode settings configuration
*0	2024-09-20	Added note about LVD setting in section 5.3 MCU Mode
*P	2025-04-24	Added a point in section 2.6.1 Memory allocation keyword
		Added descripton for
		MCU_CORE[ClockCoreId]_START_SEC_VAR_CLEARED_ASIL_B_GLOBAL_32, MCU_CORE[ClockCoreId]_STOP_SEC_VAR_CLEARED_ASIL_B_GLOBAL_32
		Added a note in section 4.5.2.5 MCU clock root settings

## Trademarks

 $All\ referenced\ product\ or\ service\ names\ and\ trademarks\ are\ the\ property\ of\ their\ respective\ owners.$ 

Edition 2025-04-24 Published by

Infineon Technologies AG 81726 Munich, Germany

© 2025 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email:

erratum@infineon.com

Document reference 002-30199 Rev. \*P

#### Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.