


8-D1 PCI Express Reference Design

Stretch, Inc. makes neither warranty nor representation relating to the quality, content, or adequacy of this information. Although every effort has been made to ensure the accuracy of this document, Stretch, Inc. assumes no responsibility for damage or loss resulting from its use. The information in this document is subject to change without notice.

Confidential and Proprietary © Stretch, Inc. All rights reserved




Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089


www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736

Title

Title Page

Size B	Document Number 110-10036	BOM Variant NVP	Internal Version NA	Rev 4A
Date:	Monday, January 19, 2009		Sheet 1 of 30	

5		4		3		2		1											
SHEET #		DESCRIPTION																	
1		Title Page																	
2		Table of Contents																	
3		Block Diagram																	
4		Master S6 (DDR Interface)																	
5		Master S6 (Data Port Interface)																	
6		Master S6 (GIB Interface)																	
7		Master S6 (Low Speed Interfaces)																	
8		Master S6 (PCIE, Enet, MISC interfaces)																	
9		Master S6 (Power, Part 1)																	
10		Master S6 (Power, Part 2)																	
11		DDR ICs (Master S6)																	
12		TW 2864 (Master S6)																	
13		Secondary 0 S6 (DDR Interface)																	
14		Secondary 0 S6 (Data Port Interface)																	
15		Secondary 0 S6 (AIM North Interface)																	
16		Secondary 0 S6 (Low Speed Interfaces)																	
17		Secondary 0 S6 (Enet, Miscellaneous Interfaces)																	
18		Secondary 0 S6 (Power, Part 1)																	
19		Secondary 0 S6 (Power, Part 2)																	
20		DDR ICs (Secondary 0 S6)																	
21		TW 2864 (Secondary 0 S6)																	
22		Video Out																	
23		Video and Audio Connectors																	
24		TWI EEPROM and I/O, DEBUG, Connectors, FLASH																	
25		Flash & Misc																	
26		CLOCKS																	
27		Reset																	
28		Power 1																	
29		Power 2																	
30		Revision																	
5		4		3		2		1											
<div><div>Confidential and Proprietary © Stretch, Inc. All rights reserved</div><div><div></div><div><div>Stretch Inc. 1322 Orleans Drive Sunnyvale, CA 94089</div><div><a href="http://www.stretchinc.com">www.stretchinc.com</a> Phone: 408-543-2700 Fax: 408-747-5736</div></div></div></div> <div><div>Title</div><div>Table of Contents</div><table><tr><td>Size B</td><td>Document Number 110-10036</td><td>BOM Variant NVP</td><td>Internal Version NA</td><td>Rev 4A</td></tr><tr><td>Date:</td><td colspan="2">Monday, January 19, 2009</td><td>Sheet</td><td>2 of 30</td></tr></table></div>										Size B	Document Number 110-10036	BOM Variant NVP	Internal Version NA	Rev 4A	Date:	Monday, January 19, 2009		Sheet	2 of 30
Size B	Document Number 110-10036	BOM Variant NVP	Internal Version NA	Rev 4A															
Date:	Monday, January 19, 2009		Sheet	2 of 30															



Confidential and Proprietary © Stretch, Inc. All rights reserved




Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089

www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736

Title				
Block Diagram				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10036	NVP	NA	4A
Date:	Monday, January 19, 2009		Sheet 3 of 30	





The following buses are embedded in the schematic:

VD\_CH0

->contains all the vd\_ch0 signals

VD\_CH2

->contains all the vd\_ch2 signals

ROUTING RULES (S6100 package legthys should be taken into consideration when determining the trace lengths):

The VD\_CH0, VD\_CH2 buses, vid\_clkpo\_ch0-3, vid\_clkno\_ch0-3 should be matched to within +/- 250ps (1250mil).


Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089

www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736

Title				
Master S6 (Data Port Interface)				
Size B	Document Number 110-10036	BOM Variant NVP	Internal Version NA	Rev 4A
Date:	Monday, January 19, 2009	Sheet 5	of 30	



ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):

- 1) Differential pairs should be matched to within +/- 5ps (25mil).
- 2) The M\_S6\_AIM\_E\_O bus should be matched to within +/- 50ps (250mil).
- 3) The M\_S6\_AIM\_E\_I bus should be matched to within +/- 50ps (250mil).
- 4) The AUDIO\_R\_CH0-3 bus should be matched to within +/- 500ps (2500mil).

The following buses are embedded in the schematic:

SPI  
->contains all the spi\_sdo, spi\_sdi, spi\_sck, and spi\_cs0\_n signals


M\_S6\_AIM\_E\_O  
->contains the aim\_e\_o, aim\_e\_tx\_clk and aim\_e\_tx\_clk\_n signals

M\_S6\_AIM\_E\_I  
->contains the aim\_e\_i, aim\_e\_rx\_clk and aim\_e\_rx\_clk\_n signals

AUDIO\_R\_CH0-3  
->contains aclkr\_ch0-3, asynr\_ch0-3, and adatr\_ch0-3

The following differential pairs are embedded in the schematic:

M\_S6\_AIM\_E\_RX\_CLK  
M\_S6\_AIM\_E\_TX\_CLK



Confidential and Proprietary © Stretch, Inc. All rights reserved


**Stretch Inc.**  
1322 Orleans Drive  
Sunnyvale, CA 94089

www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736


Title: Master S6 (Low Speed Interfaces)


Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10036	NVP	NA	4A
Date:	Monday, January 19, 2009	Sheet	7	of 30






















The following buses are embedded in the schematic:

VD\_CH4

->contains all the vd\_ch4 signals

VD\_CH6

->contains all the vd\_ch6 signals

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):  
The VD\_CH4, VD\_CH6 buses, vid\_clkpo\_ch4-7, and vid\_clkno\_ch4-7 should be matched to within +/- 250ps (1250mil).

Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089

www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736


Title				
Secondary 0 S6 (Data Port Interface)				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10036	NVP	NA	4A
Date:	Monday, January 19, 2009		Sheet	14 of 30



















ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):  
The AUDIO\_R\_CH4-7 bus should be matched to within +/- 500ps (2500mil).

The following buses are embedded in the schematic:  
AUDIO\_R\_CH4-7  
->contains aclkr\_ch4-7, asynr\_ch4-7, and adatr\_ch4-7































Test components are not  
populated in production system.


Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089


www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736

Title				
Flash & Misc				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10036	NVP	NA	4A
Date:	Monday, January 19, 2009		Sheet	25 of 30









Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.  
1322 Orleans Drive  
Sunnyvale, CA 94089

www.stretchinc.com  
Phone: 408-543-2700  
Fax: 408-747-5736

Title				
System Power 2				
Size B	Document Number 110-10036	BOM Variant NVP	Internal Version NA	Rev 4A
Date:	Monday, January 19, 2009		Sheet 29	of 30




Revision History

Revision	Date	Description
3A	11/05/08	<div>- Remove video output mux input bias and bias at the mux output</div> <div>- Add cascade header</div> <div>- Move FAN_TACH connection to GPIO3 and use GPIO7 to enable SMO</div>
4A	1/09/09	<div>- Changed SMO output buffer</div> <div>- Changed PC_RESET_N header type to 0.1"</div>
	1/20/10	<div>- Add NVP1104 Variant option</div>

NET\_PHYSICAL\_TYPE:  
POWER  
-> Current carrying traces.  
AVIDEO  
-> Analog video signals  
AAUDIO  
-> Analog audio signals  
100HM\_DIFF  
-> Differential signals (100 ohm) .

NET\_SPACING\_TYPE:  
WX1P5\_GAP  
-> 1.5x trace width spacing  
WX2\_GAP  
-> 2.0x trace width spacing  
WX2P5\_GAP  
-> 2.5x trace width spacing  
WX3\_GAP  
-> 3.0x trace width spacing  
WX5\_GAP  
-> 5.0x trace width spacing  
AAUDIO  
-> analog audio signal (3x trace width spacing)  
AVIDEO  
-> analog video signals (3.75x trace width spacing)

Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.

1322 Orleans Drive

Sunnyvale, CA 94089

www.stretchinc.com

Phone: 408-543-2700

Fax: 408-747-5736

Title				
Revision				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10036	NVP	NA	4A
Date:	Tuesday, January 20, 2009		Sheet 30 of 30	