


16-D1 PCI Express Reference Design
(Montserrat)

Stretch, Inc. makes neither warranty nor representation relating to the quality, content, or adequacy of this information. Although every effort has been made to ensure the accuracy of this document, Stretch, Inc. assumes no responsibility for damage or loss resulting from its use. The information in this document is subject to change without notice.

Confidential and Proprietary © Stretch, Inc. All rights reserved




Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title

Title Page

Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009		Sheet 1	of 48




Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title				
Block Diagram				
Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009	Sheet	3	of 48




The following buses are embedded in the schematic:


- M_S6_DDR_DATA**
->contains all the sdram_dq, sdram_dm, sdram_dqs, and sdram_dqs_n signals
- M_S6_DDR_CLK**
->contains the sdram_ck and sdram_gate signals
- M_S6_DDR_ADDR**
->contains the sdram_cke, sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs0_n, sdram_bank, and sdram_addr signals


The following differential pairs are embedded in the schematic:

- M_S6_DDR_DQS0
- M_S6_DDR_DQS1
- M_S6_DDR_DQS2
- M_S6_DDR_DQS3
- M_S6_DDR_CK0
- M_S6_DDR_CK1

- ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):
- 1) Differential pairs should be matched to within +/- 5ps (25mil) .
 - 2) The DDR_ADDR bus and clocks should be matched to within +/- 75ps (375mil) .
 - 3) The DDR_DATA bus should be matched to within +/- 50ps (250mil) .
 - 4) The signals in a byte lane should be matched to within +/- 30ps (150mil) and be routed on the same layer.
 - 5) The clocks and dqs signals should be matched to within +/- 100ps (500mil) .
 - 6) m_s6_sdram_gate signal should be as short as possible and accesible using a via.







AIM NORTH IS POWERED FROM 1.8V

The following buses are embedded in the schematic:
GIB
->contains gib_d[15:0], gib_addr, gib_wr_n, gib_rd_n, and gib_ce0_n

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):
The GIB bus should be matched to within +/- 250ps (1250mil).

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):



- 1) Differential pairs should be matched to within +/- 5ps (25mil).
- 2) The M_S6_AIM_E_O bus should be matched to within +/- 50ps (250mil).
- 3) The M_S6_AIM_E_I bus should be matched to within +/- 50ps (250mil).
- 4) The AUDIO_R_CH0-3 bus should be matched to within +/- 500ps (2500mil).

The following buses are embedded in the schematic:

- SPI
->contains all the spi_sdo, spi_sdi, spi_sck, and spi_cs0_n signals
- M_S6_AIM_E_O
->contains the aim_e_o, aim_e_tx_clk and aim_e_tx_clk_n signals
- M_S6_AIM_E_I
->contains the aim_e_i, aim_e_rx_clk and aim_e_rx_clk_n signals
- AUDIO_R_CH0-3
->contains aclkr_ch0-3, asynr_ch0-3, and adatr_ch0-3

The following differential pairs are embedded in the schematic:

- M_S6_AIM_E_RX_CLK
M_S6_AIM_E_TX_CLK



U27D

SUPPLY (FOR NON VDD_E PINS)

VDD_IO = 1.8V
VDD_MAC = 2.5V
VDD_MAC = 2.5V

AIM EAST = 1.8V


AIM EAST = 1.8V


VDD_MAC = 2.5V


AIM EAST = 1.8V


VDD_E

S6100










VOUT_DIG_SEL = 0 = A>B1
VOUT_DIG_SEL = 1 = B2>A (default)




Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title				
Video Out (Part 1)				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10027	NVP	N/A	5A
Date:	Tuesday, January 27, 2009	Sheet	13 of 48	



The following buses are embedded in the schematic:

S0_S6_DDR_DATA
->contains all the sdram_dq, sdram_dm, sdram_dqs, and sdram_dqs_n signals

S0_S6_DDR_CLK
->contains the sdram_ck and sdram_gate signals

S0_S6_DDR_ADDR
->contains the sdram_cke, sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs0_n, sdram_bank, and sdram_addr signals


The following differential pairs are embedded in the schematic:

S0_S6_DDR_DQS0
S0_S6_DDR_DQS1
S0_S6_DDR_DQS2
S0_S6_DDR_DQS3
S0_S6_DDR_CK0
S0_S6_DDR_CK1

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):

- 1) Differential pairs should be matched to within +/- 5ps (25mil) .
- 2) The DDR_ADDR bus and clocks should be matched to within +/- 75ps (375mil) .
- 3) The DDR_DATA bus should be matched to within +/- 50ps (250mil) .
- 4) The signals in a byte lane should be matched to within +/- 30ps (150mil) and be routed on the same layer.
- 5) The clocks and dqs signals should be matched to within +/- 100ps (500mil) .
- 6) s0_s6_sdram_gate signal should be as short as possible and accesible using a via.

dp0_clk_ref and dp2_clk_ref need to be driven for reset initialization.




DP 0-3 ARE POWERED FROM 2.5V


The following buses are embedded in the schematic:








- VD_CH4
->contains all the vd_ch4 signals
- VD_CH6
->contains all the vd_ch6 signals

















ROUTING RULES (S6100 package legthts should be taken into consideration when determining the trace lengths):
The VD_CH4, VD_CH6 buses, vid_clkpo_ch4-7, and vid_clkno_ch4-7 should be matched to within +/- 250ps (1250mil).




The following buses are embedded in the schematic:
AUDIO_R_CH4-7
->contains aclkr_ch4-7, asynr_ch4-7, and adatr_ch4-7










DP0-3 ARE POWERED FROM 2.5V


The following buses are embedded in the schematic:
VD_CH8
->contains all the vd_ch8 signals
VD_CH10
->contains all the vd_ch10 signals

ROUTING RULES (S6100 package legth's should be taken into consideration when determining the trace lengths):
The VD_CH8, VD_CH10 buses, vid_clkpo_ch8-11, and vid_clkno_ch8-11 should be matched to within +/- 250ps (1250mil).




```
->contains aclkr_ch8-11, asynr_ch8-11, and adatr_ch8-11
```


(2500mil) .


















www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title				
Secondary 1 S6 (Low Speed Interfaces)				
Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009	Sheet	26	of 48










Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089
www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title				
TW2864 (Secondary 1 S6)				
Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10027	NVP	N/A	5A
Date:	Tuesday, January 27, 2009	Sheet	31	of 48

dp0_clk_ref and dp2_clk_ref need to be driven for reset initialization.



The following buses are embedded in the schematic:

VD_CH12

->contains all the vd_ch12 signals

VD_CH14

->contains all the vd_ch14 signals

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):

The VD_CH12, VD_CH14, buses, vid_clkpo_ch12-15, and vid_clkno_ch12-15 should be matched to within +/- 250ps (1250mil).

Confidential and Proprietary © Stretch, Inc. All rights reserved




Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089






www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736



Title	Secondary 2 S6 (Data Port Interface)
-------	--------------------------------------


Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date: Tuesday, January 27, 2009		Sheet 33	of 48	


















ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):
The AUDIO_R_CH12-15 bus should be matched to within +/- 500ps (2500mil).
The following buses are embedded in the schematic:
AUDIO_R_CH12-15
->contains aclkr_ch12-15, asynr_ch12-15, and adatr_ch12-15

















Label "M LED #0" and "M LED #1" on silkscreen





Label "S0 LED #0" and "S0 LED #1" on silkscreen





Label "S1 LED #0" and "S1 LED #1" on silkscreen



Label "S2 LED #0" and "S2 LED #1" on silkscreen




Label silkscreen:
M_SW0
M_SW1



Minimize stubs




Minimize stubs



Test components are not populated in production system.

Confidential and Proprietary © Stretch, Inc. All rights reserved

Stretch


Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736


Title

Test Components and Signal Test Points

Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009	Sheet	43	of 48



Make trace lengths from X5 to U39 and U3 equal.




Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089












www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title


Clocks

Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009	Sheet 44	of 48	





Confidential and Proprietary © Stretch, Inc. All rights reserved


 Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title: VCC_1_8 and VCC_1_5 Power Supplies

Size	Document Number	BOM Variant	Internal Version	Rev
B	110-10027	NVP	N/A	5A

Date: Tuesday, January 27, 2009 Sheet 46 of 48



Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736

Title VCC_CORE Power Supply				
Size B	Document Number 110-10027	BOM Variant NVP	Internal Version N/A	Rev 5A
Date:	Tuesday, January 27, 2009	Sheet	47	of 48

