8-D1 PCI Express Reference Design

Stretch, Inc. makes neither warranty nor representation relating to the quality, content, or adequacy of this information.

Although every effort has been made to ensure the accuracy of this document, Stretch, Inc. assumes no responsibility for damage or loss resulting from its use.

The information in this document is subject to change without notice.

Confidential and Proprietary © Stretch, Inc. All rights reserved

Stretch Inc.
1322 Orleans Drive
Sunnyvale, CA 94089

Title

Title Page


Size Document Number
B 110-10036
TW Sheet 1 of 30


Stretch Inc.


www.stretchinc.com
Phone: 408-543-2700
Fax: 408-747-5736


With the proprietary © Stretch, Inc. All rights reserved

Internal Version Rev
NA 4A
Date: Monday, January 19, 2009
Sheet 1 of 30









The following buses are embedded in the schematic:  $\ensuremath{\mathtt{VD}}$  CH0

->contains all the vd\_ch0 signals VD CH2

->contains all the vd\_ch2 signals

ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths): The VD\_CH0, VD\_CH2 buses, vid\_clkpo\_ch0-3, vid\_clkno\_ch0-3 should be matched to within +/- 250ps (1250mil).

Stretch Inc.

Stretch Inc.


1322 Orleans Drive Phone: 408-543-2700
Fax: 408-747-5736


Title


Master S6 (Data Port Interface)


Size Document Number B Document Number T TW NA 4A


Date: Monday, January 19, 2009 Sheet 5 of 30























The following buses are embedded in the schematic:


VD\_CH4


->contains all the vd\_ch4 signals


VD\_CH6


->contains all the vd\_ch6 signals


ROUTING RULES (S6100 package legths should be taken into consideration when determining the trace lengths):
The VD\_CH4, VD\_CH6 buses, vid\_clkpo\_ch4-7, and vid\_clkno\_ch4-7 should be matched to within +/- 250ps (1250mil).











































# **Revision History**

Revision	Date	Description
3A	11/05/08	<ul> <li>Remove video output mux input bias and bias at the mux output</li> <li>Add cascade header</li> <li>Move FAN_TACH connection to GPIO3 and use GPIO7 to enable SMO</li> </ul>
4A	1/09/09	- Changed SMO output buffer - Changed PC_RESET_N header type to 0.1"
	1/20/10	- Add NVP1104 Variant option

NET\_PHYSICAL\_TYPE:

#### POWER

-> Current carrying traces.

### AVIDEO

-> Analog video signals

#### AAUDIO

-> Analog audio signals

#### 100HM\_DIFF

-> Differential signals (100 ohm).

## NET\_SPACING\_TYPE:

WX1P5\_GAP

-> 1.5x trace width spacing

#### WX2\_GAP

-> 2.0x trace width spacing

#### WX2P5\_GAP

-> 2.5x trace width spacing

# WX3\_GAP

-> 3.0x trace width spacing

#### WX5\_GAP

-> 5.0x trace width spacing

#### AAUDIO

-> analog audio signal (3x trace width spacing)

-> analog video signals (3.75x trace width spacing)

#### Confidential and Proprietary © Stretch, Inc. All rights reserved



Stretch Inc. 1322 Orleans Drive Sunnyvale, CA 94089

www.stretchinc.com Phone: 408-543-2700 Fax: 408-747-5736

Revision

Size	Document Number	BOM Variant			Internal Version	Re
В	110-10036	TW			NA	4
Date:	Tuesday, January 20, 2	Sheet	30	of 30		