


CLOCK OPTIONS:

CMOS OSC: Put 1nF from /CLK to GND., Omit R31,R32


The 220 and 68 ohm resistors are for a 3.3V clock. Change as required for other amplitudes.


LVDS OSC Replace R5 with 0ohm, delete R6, Replace C23 with 0ohm, delete C24

EXT OSC: Omit SMD-OSC (or disable from pin 1), If single-ended put 1nF from /CLK to GND, adjust 220 and 68 for proper amplitude. Omit R31.



DDS Chip Power Bypass Caps





Designed by David A. Brainerd
Bluebird Originals

Title:

Size: A	Date: 2 apr 2008
KiCad E.D.A. EESchema (2007-11-29-c)	

Rev:

Sheet: 717