

# 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

**JULY 2006** 

#### **FEATURES**

- High-speed access time: 45ns, 55ns, 70ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 9 μW (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - 1.65V--2.2V VDD (62WV12816ALL)
  - -2.5V--3.6V VDD (62WV12816BLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- 2CS Option Available
- Lead-free available

### **DESCRIPTION**


The *ISSI* IS62WV12816ALL/IS62WV12816BLL are high-speed, 2M bit static RAMs organized as 128K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CS1}$  is HIGH (deselected) or when CS2 is LOW (deselected) or when  $\overline{CS1}$  is LOW, CS2 is HIGH and both  $\overline{LB}$  and  $\overline{UB}$  are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access.

The IS62WV12816ALL and IS62WV12816BLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II).

## **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




## **PIN CONFIGURATIONS**


## 48-Pin mini BGA (6mm x 8mm) (Package Code B)



## 48-Pin mini BGA (6mm x 8mm) 2 CS Option (Package Code B2)



# 44-Pin mini TSOP (Type II) (Package Code T)



#### PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
<u>CS1</u> , CS2	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
<del>UB</del>	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



## TRUTH TABLE

							I/O PIN				
Mode	WE	CS1	CS2	ŌĒ	LB	ŪB	1/00-1/07	I/O8-I/O15	V <sub>DD</sub> Current		
Not Selected	Х	Н	Х	Х	Х	Х	High-Z	High-Z	ISB1, ISB2		
	Χ	Χ	L	Χ	Χ	Χ	High-Z	High-Z	ISB1, ISB2		
	Χ	Χ	X	Χ	Н	Н	High-Z	High-Z	ISB1, ISB2		
Output Disabled	Н	L	Н	Н	L	Х	High-Z	High-Z	lcc		
	Н	L	Н	Н	Χ	L	High-Z	High-Z	lcc		
Read	Н	L	Н	L	L	Н	Dout	High-Z	lcc		
	Н	L	Н	L	Н	L	High-Z	Dout			
	Н	L	Н	L	L	L	Dout	Dout			
Write	L	L	Н	Χ	L	Н	Din	High-Z	lcc		
	L	L	Н	Χ	Н	L	High-Z	DIN			
	L	L	Н	Χ	L	L	DIN	DIN			

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.2 to V <sub>DD</sub> +0.3	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

### Note:

## **OPERATING RANGE (VDD)**

Range	Ambient Temperature	IS62WV12816ALL	IS62WV12816BLL
Commercial	0°C to +70°C	1.65V - 2.2V	2.5V - 3.6V
Industrial	–40°C to +85°C	1.65V - 2.2V	2.5V - 3.6V

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.



## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>	VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
		IOH = -1  mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V		0.2	V
		lol = 2.1  mA	2.5-3.6V	_	0.4	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	V <sub>DD</sub> + 0.2	V
			2.5-3.6V	2.2	$V_{DD} + 0.3$	V
VIL <sup>(1)</sup>	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$		-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, C	outputs Disabled	-1	1	μA

#### Notes:

## CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Input/Output Capacitance	Vout = 0V	10	рF

<sup>1.</sup>  $V_{IL}$  (min.) = -1.0V for pulse width less than 10 ns.

<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.



## IS62WV12816ALL, POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

Symbol	Parameter	Test Conditions	Max. 70	Unit
lcc	Voo Dynamic Operating Supply Current	VDD=Max., Com. IOUT=0 mA, f=fmax Ind.	15 20	mA
lcc1	Operating Supply Current	VDD=Max., Com. IOUT=0 mA, f=0 Ind.	3 3	mA
ISB1	TTLStandby Current (TTL Inputs)	VDD=Max.,         Com.           VIN=VIH or VIL         Ind.           CS1=VIH, CS2=VIL,         F=1 MHz           OR         OR	0.3 0.3	mA
	ULB Control	$\frac{V_{DD} = Max., V_{IN} = V_{IH} \text{ or } V_{IL}}{CS1} = V_{IL}, f = 0, \overline{UB} = V_{IH}, \overline{LB} = V_{IH}$		
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{array}{lll} & V_{DD} = Max., & Com. \\ \hline \hline \textbf{CS1} \ge V_{DD} - 0.2V, & Ind. \\ & CS2 \le 0.2V, \\ & V_{IN} \ge V_{DD} - 0.2V, or \\ & V_{IN} \le 0.2V, f = 0 & \textbf{OR} \end{array}$	5 10	μΑ
	ULB Control	$V_{DD} = Max., \overline{CS1} = V_{IL}, CS2=V_{IH}$ $V_{IN} \le 0.2V, f = 0; \overline{UB}/\overline{LB} = V_{DD} - 0.2V$		

## IS62WV12816BLL, POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 45	Max. 55	Unit
lcc	VDD Dynamic Operating	V <sub>DD</sub> =Max.,	Com.	35	25	mA
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	40	30	
			typ. <sup>(2)</sup>	25	20	
lcc1	Operating Supply	VDD=Max.,	Com.	3	3	mA
	Current	IOUT = 0  mA, f = 0	Ind.	3	3	
ISB1	TTLStandby Current	V <sub>DD</sub> =Max.,	Com.	0.3	0.3	mA
	(TTLInputs)	$V_{IN} = V_{IH} or V_{IL}$	Ind.	0.3	0.3	
		$\overline{CS1} = V_{IH}, CS2 = V_{IL},$				
		f=1 MHz	OR			
	ULB Control	$\frac{V_{DD}=Max., V_{IN}=V_{IH}}{CS1}=V_{IL}, f=0, \overline{UB}=0$				
ISB2	CMOSStandby	V <sub>DD</sub> =Max.,	Com.	10	10	μA
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge V_{DD} - 0.2V$	Ind.	10	10	•
	, ,	CS2≤0.2V,	typ. <sup>(2)</sup>	3	3	
		$V_{IN} \ge V_{DD} - 0.2V$ , or				
		$V_{IN} \leq 0.2V, f = 0$	OR			
	ULB Control	$V_{DD} = Max., \overline{CS1}$ $V_{IN} \le 0.2V, f = 0; \overline{UB}/\overline{I}$	,			

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.



## **AC TEST CONDITIONS**

Parameter	62WV12816ALL (Unit)	62WV12816BLL (Unit)	
Input Pulse Level	0.4V to VDD-0.2V	0.4V to V <sub>DD</sub> -0.3V	
Input Rise and Fall Times	5 ns	5ns	
Input and Output Timing and Reference Level	VREF	VREF	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

	1.65-2.2V	2.5V - 3.6V	
R1(Ω)	3070	3070	
R2(Ω)	3150	3150	
VREF	0.9V	1.5V	
Vтм	1.8V	2.8V	

## **AC TEST LOADS**




Figure 1




Figure 2



## READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)


		45 r	าร	55 r	ns	70 r	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	45	_	55	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	70	ns
<b>t</b> oha	Output Hold Time	10	_	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	45	_	55	_	70	ns
tDOE	OE Access Time	_	20	_	25	_	35	ns
thzoe(2)	OE to High-Z Output	_	15	_	20	_	25	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	5	_	5	_	5	_	ns
thzcs1/thzcs2(2)	CS1/CS2 to High-Z Output	0	15	0	20	0	25	ns
tlzcs1/tlzcs2(2)	CS1/CS2 to Low-Z Output	10	_	10	_	10	_	ns
<b>t</b> BA	LB, UB Access Time	_	45	_	55	_	70	ns
<b>t</b> HZB	LB, UB to High-Z Output	0	15	0	20	0	25	ns
tızb	LB, UB to Low-Z Output	0	_	0	_	0	_	ns

<sup>1.</sup> Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




**READ CYCLE NO. 1**<sup>(1,2)</sup> (Address Controlled) ( $\overline{CS1} = \overline{OE} = V_{IL}$ ,  $CS2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



### **AC WAVEFORMS**

READ CYCLE NO. 2<sup>(1,3)</sup> (CS1, CS2, OE, AND UB/LB Controlled)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .  $CS2 = \overline{WE} = V_{IH}$ .
- 3. Address is valid prior to or coincident with CS1 LOW transition.



## WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

	_	45ns			55 ns		70 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	45	_	55	_	70	_	ns
tscs1/tscs2	CS1/CS2 to Write End	35	_	45	_	60	_	ns
taw	Address Setup Time to Write End	35	_	45	_	60	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	35	_	45	_	60	_	ns
<b>t</b> PWE	WE Pulse Width	35	_	40	_	50	_	ns
<b>t</b> sd	Data Setup to Write End	20	_	25	_	30	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	20	_	20	_	20	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	5	_	5	_	5	_	ns


Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
 The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but

The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the
write.

<sup>3.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




WRITE CYCLE NO.  $1^{(1,2)}$  ( $\overline{CS1}$  Controlled,  $\overline{OE}$  = HIGH or LOW)




- WRITE is an internally generated signal asserted during an overlap of the LOW states on the CS1, CS2 and WE inputs and at least one of the LB and UB inputs being in the LOW state.
   WRITE = (CS1) [ (LB) = (UB) ] (WE).








WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





# AC WAVEFORMS WRITE CYCLE NO. 4 (UB/LB Controlled)







## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit	
VDR	VDD for Data Retention	See Data Retention Waveform	1.0	3.6	V	
IDR	Data Retention Current	$V_{DD} = 1.0V, \overline{CS1} \ge V_{DD} - 0.2V$	_	10	μA	
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns	
<b>t</b> RDR	Recovery Time	See Data Retention Waveform	trc	_	ns	

## DATA RETENTION WAVEFORM (CS1 Controlled)



## DATA RETENTION WAVEFORM (CS2 Controlled)





ORDERING INFORMATION: IS62WV12816ALL (1.65V - 2.2V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package	
70	IS62WV12816ALL-70T	TSOP (Type II)	

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
70	IS62WV12816ALL-70TI	TSOP (Type II)
70	IS62WV12816ALL-70BI	mini BGA (6mm x 8mm)
70	IS62WV12816ALL-70BLI	mini BGA (6mm x 8mm), Lead-free
70	IS62WV12816ALL-70B2I	mini BGA (6mm x 8mm), 2 CS Option

ORDERING INFORMATION: IS62WV12816BLL (2.5V - 3.6V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
45	IS62WV12816BLL-45B	mini BGA (6mm x 8mm)
45	IS62WV12816BLL-45B2	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55T	TSOP (Type II)

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
55	IS62WV12816BLL-55TI	TSOP (Type II)
55	IS62WV12816BLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816BLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV12816BLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV12816BLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

## PACKAGING INFORMATION



Mini Ball Grid Array

Package Code: B (48-pin)



## mBGA - 6mm x 8mm

	MILL	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0. Leads		48						
A	_	_	1.20	_	_	0.047		
A1	0.24	_	0.30	0.009	_	0.012		
A2	0.60	_	_	0.024	_	_		
D	7.90	_	8.10	0.311	_	0.319		
D1	5	.25 BS	С	0.2	0.207 BSC			
E	5.90	_	6.10	0.232	_	0.240		
E1	3	.75 BS	С	0.1	148 BS	SC SC		
е	0	.75 BS	С	0.0	30 BS	SC		
b	0.30	0.35	0.40	0.012	0.014	0.016		

## mBGA - 8mm x 10mm

	MIL	LIME	ΓER	IN	INCHES				
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.			
N0. Leads		48							
A	_	_	1.20	_	_	0.047			
A1	0.24	_	0.30	0.009		0.012			
A2	0.60	_	_	0.024	_	_			
D	9.90	_	10.10	0.390	_	0.398			
D1	5	.25 BS	С	0.2	SC				
E	7.90	_	8.10	0.311	_	0.319			
E1	3	.75 BS	С	0.1	148 B	SC SC			
е	0	.75 BS	С	0.0	)30 B	SC			
b	0.30	0.35	0.40	0.012	0.014	1 0.016			


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

## **PACKAGING INFORMATION**




**Plastic TSOP** 

Package Code: T (Type II)



#### Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
Millimeters		Inche	Inches Millimeters		eters	Inches		Millin	Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads	(N)	32	2			44	,				50	
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.032	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.