



# **EM7164SU16BSP**

## **1Mx16 Pseudo Static RAM**

### Document Title

**1M x 16 bit Pseudo SRAM Specification**

### Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	May 21 , 2008	Preliminary

### **Emerging Memory & Logic Solutions Inc.**

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717  
Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : [www.emlsi.com](http://www.emlsi.com)

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

## 1Mb x16 Pseudo Static RAM Specification

### GENERAL DESCRIPTION

The EM7164SU16BSP is 16,777,216 bits of Pseudo SRAM which uses DRAM type memory cells, but this device has refresh-free operation and extreme low power consumption technology. Furthermore the interface is compatible to a low power Asynchronous type SRAM. The EM7164SU16BSP is organized as 1,048,576 Words x 16 bit.


### FEATURES


- Organization : 1M x 16
- Power Supply Voltage : 2.6 ~ 3.3V
- Separated I/O power(VccQ) & Core power(Vcc)
- Three state outputs
- Byte read/write control by UB# / LB#
- Support Auto-TCSR for power saving
- Package type : 48-FPBGA 6.0x7.0

### PRODUCT FAMILY

Part Number	Operating Temp.	Power Supply	Speed ( $t_{RC}$ )	Power Dissipation	
				Standby ( $I_{SB}$ , Max.)	Operating ( $I_{CC1}$ , Max.)
EM7164SU16BSP	-25°C to 85°C	2.6V to 3.3V	70ns	100uA	25mA

### FUNCTION BLOCK DIAGRAM



**PIN DESCRIPTION ( 48-FBGA-6.00x7.00 )**

**TOP VIEW (Ball Down)**

Name	Function	Name	Function
CS#	Chip select input	LB#	Lower byte (DQ <sub>0-7</sub> )
OE#	Output enable input	UB#	Upper byte (DQ <sub>8-15</sub> )
WE#	Write enable input	VCC	Power supply
ZZ#	Low Power Control	VCCQ	I/O Power supply
DQ <sub>0-15</sub>	Data In-out	VSS(Q)	Ground
A <sub>0-19</sub>	Address inputs	NC	No connection
DNU	Do Not Use		

Note : ZZ# pin should be connected with VCC.

**ABSOLUTE MAXIMUM RATINGS <sup>1)</sup>**

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	$V_{IN}, V_{OUT}$	-0.2 to $V_{CCQ}+0.3V$	V
Voltage on Vcc supply relative to Vss	$V_{CC}, V_{CCQ}$	-0.2 <sup>2)</sup> to 3.6V	V
Power Dissipation	$P_D$	1.0	W
Storage Temperature	$T_{STG}$	-65 to 150	°C
Operating Temperature	$T_A$	-25 to 85	°C

1. Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Undershoot at power-off : -1.0V in case of pulse width  $\leq 20ns$

**FUNCTIONAL DESCRIPTION**

CS#	ZZ#	OE#	WE#	LB#	UB#	DQ <sub>0~7</sub>	DQ <sub>8~15</sub>	Mode	Power
H	H	X	X	X	X	High-Z	High-Z	Deselected	Stand by
L	H	H	H	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Data Out	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Data Out	Upper Byte Read	Active
L	H	L	H	L	L	Data Out	Data Out	Word Read	Active
L	H	X	L	L	H	Data In	High-Z	Lower Byte Write	Active
L	H	X	L	H	L	High-Z	Data In	Upper Byte Write	Active
L	H	X	L	L	L	Data In	Data In	Word Write	Active

Note: X means don't care. (Must be low or high state)

**RECOMMENDED DC OPERATING CONDITIONS**<sup>1)</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.6	3.0	3.3	V
	$V_{CCQ}$	2.6	3.0	3.3	V
Ground	$V_{SS}, V_{SSQ}$	0	0	0	V
Input high voltage	$V_{IH}$	$0.8 * V_{CCQ}$	-	$V_{CCQ} + 0.2^{2)}$	V
Input low voltage	$V_{IL}$	$-0.2^{3)}$	-	$0.2 * V_{CCQ}$	V

1.  $T_A = -25$  to  $85^{\circ}\text{C}$ , otherwise specified
2. Overshoot:  $V_{CC} + 1.0$  V in case of pulse width  $\leq 20\text{ns}$
3. Undershoot:  $-1.0$  V in case of pulse width  $\leq 20\text{ns}$
4. Overshoot and undershoot are sampled, not 100% tested.

**CAPACITANCE**<sup>1)</sup> ( $f = 1\text{MHz}$ ,  $T_A = 25^{\circ}\text{C}$ )

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	$C_{IN}$	$V_{IN} = 0\text{V}$	-	8	pF
Input/Output capacitance	$C_{IO}$	$V_{IO} = 0\text{V}$	-	8	pF

1. Capacitance is sampled, not 100% tested

**DC AND OPERATING CHARACTERISTICS**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{CCQ}$ , $V_{CC} = V_{CCmax}$	-1	-	1	$\mu\text{A}$
Output leakage current	$I_{LO}$	$CS\# = V_{IH}$ , $ZZ\# = V_{IH}$ , $OE\# = V_{IH}$ or $WE\# = V_{IL}$ , $V_{IO} = V_{SS}$ to $V_{CCQ}$ , $V_{CC} = V_{CCmax}$	-1	-	1	$\mu\text{A}$
Average operating current	$I_{CC1}$	Cycle time = Min, $I_{IO} = 0\text{mA}$ , 100% duty, $CS\# = V_{IL}$ , $ZZ\# = V_{IH}$ , $V_{IN} = V_{IL}$ or $V_{IH}$	-	-	25	mA
Output low voltage	$V_{OL}$	$I_{OL} = 0.5\text{mA}$ , $V_{CC} = V_{CCmin}$	-	-	$0.2 * V_{CCQ}$	V
Output high voltage	$V_{OH}$	$I_{OH} = -0.5\text{mA}$ , $V_{CC} = V_{CCmin}$	$0.8 * V_{CCQ}$	-	-	V
Standby Current (CMOS)	$I_{SB}$	$CS\#, ZZ\# \geq V_{CCQ} - 0.2\text{V}$ , Other inputs = 0 ~ $V_{CCQ}$ (Typ. condition : $V_{CC} = 3.0\text{V}$ @ $25^{\circ}\text{C}$ ) (Max. condition : $V_{CC} = 3.3\text{V}$ @ $85^{\circ}\text{C}$ )	-	-	100	$\mu\text{A}$

1. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ .

# EM7164SU16BSP

## 1Mx16 Pseudo Static RAM

### AC OPERATING CONDITIONS

**Test Conditions** (Test Load and Test Input/Output Reference)


Input Pulse Level : 0.2V to  $V_{CCQ}-0.2V$

Input Rise and Fall Time : 5ns

Input and Output reference Voltage :  $V_{CCQ}/2$

Output Load (See right) :  $CL^{(1)} = 30pF$

1. Including scope and Jig capacitance




### AC CHARACTERISTICS ( $V_{CC} = 2.6$ to $3.3V$ , $Gnd = 0V$ , $T_A = -25^{\circ}C$ to $+85^{\circ}C$ )


Parameter List		Symbol	Speed		Unit
			Min	Max	
Read	Read Cycle Time	$t_{RC}$	70	10k	ns
	Address access time	$t_{AA}$	-	70	ns
	Chip enable to data output	$t_{CO}$	-	70	ns
	Output enable to valid output	$t_{OE}$	-	25	ns
	UB#, LB# enable to data output	$t_{BA}$	-	25	ns
	Chip enable to low-Z output	$t_{LZ}$	10	-	ns
	UB#, LB# enable to low-Z output	$t_{BLZ}$	0	-	ns
	Output enable to low-Z output	$t_{OLZ}$	0	-	ns
	Chip disable to high-Z output	$t_{HZ}$	0	20	ns
	UB#, LB# disable to high-Z output	$t_{BHZ}$	0	20	ns
	Output disable to high-Z output	$t_{OHZ}$	0	20	ns
	Output hold from Address change	$t_{OH}$	5	-	ns
Write	Write Cycle Time	$t_{WC}$	70	10k	ns
	Chip enable to end of write	$t_{CW}$	60	-	ns
	Address setup time	$t_{AS}$	0	-	ns
	Address valid to end of write	$t_{AW}$	60	-	ns
	UB#, LB# valid to end of write	$t_{BW}$	60	-	ns
	Write pulse width	$t_{WP}$	50	-	ns
	Write recovery time	$t_{WR}$	0	-	ns
	Write to output high-Z	$t_{WHZ}$	0	20	ns
	Data to write time overlap	$t_{DW}$	20	-	ns
	Data hold from write time	$t_{DH}$	0	-	ns
	End write to output low-Z	$t_{OW}$	5	-	ns

## TIMING DIAGRAMS

**READ CYCLE (1)** (Address controlled,  $CS\#=OE\#=V_{IL}$ ,  $ZZ\#=WE\#=V_{IH}$ ,  $UB\#$  or/and  $LB\#=V_{IL}$ )




**READ CYCLE (2)** ( $ZZ\#=WE\#=V_{IH}$ )




### NOTES (READ CYCLE)

1.  $t_{HZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. Do not Access device with cycle timing shorter than  $t_{RC}$  for continuous periods > 10us.


**WRITE CYCLE (1) (WE# controlled, ZZ#=V<sub>IH</sub>)**



**WRITE CYCLE (2) (CS# controlled, ZZ#=V<sub>IH</sub>)**



**WRITE CYCLE (3) (UB#/LB# controlled, ZZ#=V<sub>IH</sub>)**






**NOTES (WRITE CYCLE)**

1. A write occurs during the overlap( $t_{WP}$ ) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from CS# going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as CS# or WE# going high.
5. Do not access device with cycle timing shorter than  $t_{WC}$  for continuous periods > 10us.

## TIMING WAVEFORM OF POWER UP






### NOTE ( POWER UP )

1. After  $V_{CC}$  reaches  $V_{CC}(\text{Min.})$  , wait  $200\mu\text{s}$  with  $CS\#$  high. Then you get into the normal operation.

Unit: millimeters

## PACKAGE DIMENSION

48 Ball Fine Pitch BGA (0.75mm ball pitch)




	Min	Typ	Max
A	-	0.75	-
B	5.93	6.00	6.03
B1	-	3.75	-
C	6.93	7.00	7.03
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.04	1.10
E1	-	0.79	-
E2	-	0.25	-
Y	-	-	0.08

### NOTES.

1. Bump counts : 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75x0.75) (typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity : 0.08(Max)

## MEMORY FUNCTION GUIDE



1. Memory Component
2. Device Type
- 6 ----- Low Power SRAM
- 7 ----- STRAM
- C ----- CellularRAM
3. Density
- 4 ----- 4M
- 8 ----- 8M
- 16 ----- 16M
- 32 ----- 32M
- 64 ----- 64M
- 28 ----- 128M
4. Function
- 2 ---- Multiplexed async.
- 3 ---- Multiplexed sync.
- 4 ---- Demultiplexed async.
- 5 ---- Multiplexed sync.
- 6 ---- Demultiplexed sync.
5. Technology
- S ----- Single Transistor
6. Operating Voltage
- V ----- 3.3V
- U ----- 3.0V
- S ----- 2.5V
- R ----- 2.0V
- P ----- 1.8V
- L ----- 1.5V
7. Organization
- 8 ----- x8 bit
- 16 ----- x16 bit
- 32 ----- x32 bit

8. Version
- Blank ----- Mother die
- A ----- 2'nd generation
- B ----- 3'rd generation
- C ----- 4'th generation
- D ----- 5'th generation
9. Option
- Blank ---- No optional mode
- J ----- Non-RBC
- K ----- RBC
- L ----- 8 page mode / DPD
- M ----- 8 page mode Non-DPD
- N ----- 16 page mode / DPD
- P ----- 16 page mode / Non-DPD
- R ----- DPD / Non-page mode
- S ----- Non-DPD/ Non-page mode
10. Package
- Blank ----- Wafer
- S ----- 32 sTSOP1
- T ----- 32 TSOP1
- U ----- 44 TSOP2
- P ----- 48 FPBGA
- Z ----- 52 FPBGA
- Y ----- 54 FPBGA
- W ----- 60 FPBGA
- V ----- 90 FPBGA
11. Speed (@async.)
- 45 ----- 45ns
- 55 ----- 55ns
- 70 ----- 70ns
- 85 ----- 85ns
- 90 ----- 90ns
- 10 ----- 100ns
- 12 ----- 120ns
12. Power
- LL ----- Low Low Power
- LF ----- Low Low Power
- (Pb-Free&Green)
- L ----- Low Power
- S ----- Standard Power