

Document Title

1M x 16 bit Pseudo SRAM Specification

Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	May 21, 2008	Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717 Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.



1Mb x16 Pseudo Static RAM Specification

GENERAL DESCRIPTION

The EM7164SU16BSP is 16,777216 bits of Pseudo SRAM which uses DRAM type memory cells, but this device has refresh-free operation and extreme low power consumption technology. Furthermore the interface is compatible to a low power Asynchronous type SRAM. The EM7164SU16BSP is organized as 1,048,576 Words x 16 bit.

FEATURES

- Organization :1M x16

- Power Supply Voltage: 2.6 ~ 3.3V

- Separated I/O power(VccQ) & Core power(Vcc)

- Three state outputs

- Byte read/write control by UB# / LB#


- Support Auto-TCSR for power saving

- Package type: 48-FPBGA 6.0x7.0

PRODUCT FAMILY

			Spood	Power Dissipation		
Part Number	Operating Temp.	Power Supply	Speed (t _{RC})	Standby (I _{SB} , Max.)	Operating (I _{CC1} , Max.)	
EM7164SU16BSP	-25°C to 85°C	2.6V to 3.3V	70ns	100uA	25mA	

FUNCTION BLOCK DIAGRAM





PIN DESCRIPTION (48-FBGA-6.00x7.00)

	1	2	3	4	5	6
Α	LB#	OE#	(A0)	(A1)	A2	ZZ#
В	DQ8	UB#	(A3)	A4	CS#	DQ0
С	DQ9	DQ10	A5	(A6)	DQ1	DQ2
D	VSSQ	DQ11	(A17)	(A7)	DQ3	VCC
E	VCCQ	DQ12	DNU	(A16)	DQ4	VSS
F	DQ14	DQ13	(A14)	A15	DQ5	DQ6
G	DQ15	A19	(A12)	(A13)	WE#	DQ7
н	A18	(A8)	(A9)	A10	A11	NC

TOP VIEW (Ball Down)

Name	Function	Name	Function
CS#	Chip select input	LB#	Lower byte (DQ _{0~7})
OE#	Output enable input	UB#	Upper byte (DQ _{8~15})
WE#	Write enable input	VCC	Power supply
ZZ#	Low Power Control	VCCQ	I/O Power supply
DQ ₀₋₁₅	Data In-out	VSS(Q)	Ground
A ₀₋₁₉	Address inputs	NC	No connection
DNU	Do Not Use		

Note: ZZ# pin should be connected with VCC.



ABSOLUTE MAXIMUM RATINGS 1)

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V_{IN}, V_{OUT}	-0.2 to V _{CCQ} +0.3V	V
Voltage on Vcc supply relative to Vss	V _{CC} , V _{CCQ}	-0.2 ²⁾ to 3.6V	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-25 to 85	°C

^{1.} Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

CS#	ZZ#	OE#	WE#	LB#	UB#	DQ _{0~7}	DQ _{8~15}	Mode	Power
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Χ	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active

Note: X means don't care. (Must be low or high state)

^{2.} Undershoot at power-off: -1.0V in case of pulse width \leq 20ns



RECOMMENDED DC OPERATING CONDITIONS 1)

Parameter	Symbol	Min	Тур	Max	Unit
Cupply voltage	V _{CC}	2.6	3.0	3.3	V
Supply voltage	V _{CCQ}	2.6	3.0	3.3	V
Ground	V_{SS}, V_{SSQ}	0	0	0	V
Input high voltage	V _{IH}	0.8 * V _{CCQ}	-	$V_{CCQ} + 0.2^{2)}$	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.2 * V _{CCQ}	V

- 1. T_A = -25 to 85°C, otherwise specified
- 2. Overshoot: Vcc +1.0 V in case of pulse width \leq 20ns
- 3. Undershoot: -1.0 V in case of pulse width ≤ 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

$\textbf{CAPACITANCE}^{1)} \hspace{0.2cm} (f = 1 MHz, T_A = 25^{o}C)$

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Ouput capacitance	C _{IO}	V _{IO} =0V	-	8	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	I _{LI}	$V_{IN} = V_{SS}$ to V_{CCQ} , $V_{CC=} V_{CCmax}$	-1	-	1	uA
Output leakage current	tput leakage current I_{LO} $CS\#=V_{IH}$, $ZZ\#=V_{IH}$, $OE\#=V_{IH}$ or $WE\#=V_{IL}$, $V_{IO}=V_{SS}$ to V_{CCQ} , $V_{CC=}V_{CCmax}$		-1	-	1	uA
Average operating current	I _{CC1}	Cycle time = Min, I_{IO} =0mA, 100% duty, CS#= V_{IL} , ZZ#= V_{IH} , V_{IN} = V_{IL} or V_{IH}	-	-	25	mA
Output low voltage	V _{OL}	I _{OL} = 0.5mA, V _{CC=} V _{CCmin}	-	-	0.2*V _{CCQ}	V
Output high voltage	V _{OH}	$I_{OH} = -0.5$ mA, $V_{CC=}V_{CCmin}$	0.8*V _{CCQ}	-	-	V
$I_{SB} \qquad \begin{array}{c} \text{CS\#,ZZ\#}_{\geq}\text{V}_{CCQ}\text{-}0.2\text{V, Other inputs} = 0 \sim \text{V}_{CCQ} \\ \text{(Typ. condition: V}_{CC}\text{=}3.3\text{V} @ 25^{\circ}\text{C)} \\ \text{(Max. condition: V}_{CC}\text{=}3.3\text{V} @ 85^{\circ}\text{C)} \end{array}$		-	-	100	uA	

^{1.} Maximum Icc specifications are tested with $V_{CC} = V_{CCmax}$.



AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)


Input Pulse Level : 0.2V to $V_{\mbox{\footnotesize CCQ}}\mbox{-}0.2\mbox{\footnotesize V}$

Input Rise and Fall Time: 5ns

Input and Output reference Voltage: V_{CCQ}/2

Output Load (See right): CL¹⁾ = 30pF

1. Including scope and Jig capacitance




AC CHARACTERISTICS ($V_{CC} = 2.6 \text{ to } 3.3 \text{V}, \text{ Gnd} = 0 \text{V}, \text{ T}_{A} = -25 \text{C to } +85 ^{\circ} \text{C}$)

Parameter List		Symbol	Sp	Speed		
		Symbol	Min	Max	Unit	
	Read Cycle Time	t _{RC}	70	10k	ns	
	Address access time	t _{AA}	-	70	ns	
	Chip enable to data output	t _{CO}	-	70	ns	
	Output enable to valid output	t _{OE}	-	25	ns	
	UB#, LB# enable to data output	t _{BA}	-	25	ns	
Read	Chip enable to low-Z output	t _{LZ}	10	-	ns	
Read	UB#, LB# enable to low-Z output	t _{BLZ}	0	-	ns	
	Output enable to low-Z output	t _{OLZ}	0	-	ns	
	Chip disable to high-Z output	t _{HZ}	0	20	ns	
	UB#, LB# disable to high-Z output	t _{BHZ}	0	20	ns	
	Output disable to high-Z output	t _{OHZ}	0	20	ns	
	Output hold from Address change	t _{OH}	5	-	ns	
	Write Cycle Time	t _{WC}	70	10k	ns	
	Chip enable to end of write	t _{CW}	60	-	ns	
	Address setup time	t _{AS}	0	-	ns	
	Address valid to end of write	t _{AW}	60	-	ns	
	UB#, LB# valid to end of write	t _{BW}	60	-	ns	
Write	Write pulse width	t _{WP}	50	-	ns	
	Write recovery time	t _{WR}	0	-	ns	
	Write to output high-Z	t _{WHZ}	0	20	ns	
	Data to write time overlap	t _{DW}	20	-	ns	
	Data hold from write time	t _{DH}	0	-	ns	
	End write to output low-Z	t _{OW}	5	-	ns	




TIMING DIAGRAMS

READ CYCLE (1) (Address controlled, CS#=OE#= V_{IL} , ZZ#=WE#= V_{IH} , UB# or/and LB#= V_{IL})



READ CYCLE (2) (ZZ#=WE#=VIH)




NOTES (READ CYCLE)


- 1. t_{HZ}, t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10us.




WRITE CYCLE (1) (WE# controlled, ZZ#=V_{IH})



WRITE CYCLE (2) (CS# controlled, ZZ#=V_{IH})



WRITE CYCLE (3) (UB#/LB# controlled, ZZ#=V_{IH})






NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from CS# going low to end of write.
- 3. $t_{\mbox{\scriptsize AS}}$ is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
- 5. Do not access device with cycle timing shorter than $t_{\mbox{WC}}$ for continuous periods > 10us.



TIMING WAVEFORM OF POWER UP



NOTE (POWER UP)


1. After Vcc reaches Vcc(Min.), wait 200us with CS# high. Then you get into the normal operation.




Unit: millimeters


PACKAGE DIMENSION


48 Ball Fine Pitch BGA (0.75mm ball pitch)





	Min	Тур	Max
Α	-	0.75	-
В	5.93	6.00	6.03
B1	-	3.75	-
С	6.93	7.00	7.03
C1	-	5.25	-
D	0.30	0.35	0.40
Е	1.00	1.04	1.10
E1	-	0.79	-
E2	-	0.25	-
Y	-	-	0.08





NOTES.

1. Bump counts: 48(8row x 6column)

2. Bump pitch : (x,y)=(0.75x0.75) (typ.)

3. All tolerance are +/-0.050 unless otherwise specified.

4. Typ: Typical

5. Y is coplanarity: 0.08(Max)



MEMORY FUNCTION GUIDE

EM X XX X X X X X	<u> </u>
1. EMLSI Memory	12. Power
2. Device Type	11. Speed
3. Density	10. PKG
4. Function	9. Option
5. Technology	8. Version
6. Operating Voltage	7. Organization
1. Memory Component	8. Version Blank Mother die
2. Device Type	A 2'nd generation
6 Low Power SRAM	B 3'rd generation
7 STRAM	C 4'th generation
C CellularRAM	D 5'th generation
	9. Option
3. Density	Blank No optional mode
4 4M	J Non-RBC
8 8M	K RBC
16 16M	L 8 page mode / DPD
32 32M	M8 page mode Non-DPD
64 64M	N16 page mode / DPD
28 128M	P 16 page mode / Non-DPD
A. P. Control	RDPD / Non-page mode
4. Function	S Non-DPD/ Non-page mode
2Multiplexed async.	10. Package
3Multiplexed sync.	Blank Wafer
4Demultiplexed async.	S 32 sTSOP1 T 32 TSOP1
5Multiplexed sync.	U44 TSOP2
6Demultiplexed sync.	P 48 FPBGA
5. Technology	Z52 FPBGA
S Single Transistor	Y54 FPBGA
3 Single Hansistol	W 60 FPBGA
6. Operating Voltage	V 90 FPBGA
V 3.3V	11. Speed (@async.)
U 3.0V	45 45ns
S 2.5V	55 55ns
R 2.0V	70 70ns
P 1.8V	85 85ns
L 1.5V	90 90ns
7. Organization	10 100ns
8 x8 bit	12 120ns
16 x16 bit	12. Power
32 x32 bit	LL Low Low Power
	LF Low Low Power
	(Pb-Free&Green)
	L Low Power
	S Standard Power