


	1	2	3	4	5	6	7	8
A	All labels are explicit electrical nets; NC markers identify intentionally unused pins.							
B	USB and local power 文件: 01_usb_power.kicad_sch							
C	FT2232H core clock and EEPROM 文件: 02_ft2232h_core.kicad_sch							
D	VREF detection and level shifting 文件: 03_vref_level_shift.kicad_sch							
E	Target connector ESD and test access 文件: 04_target_io.kicad_sch							
F								Sheet 1 of 5 FT2232H Channel A JTAG / Channel B UART wasp1 Sheet: / File: wasp1_ft2232h_debugger_revA.kicad_sch Title: wasp1 FT2232H Debugger Rev A Size: A3Date: 2026-07-12Rev: Rev A KiCad E.D.A. 10.0.4Id: 1/5
	1	2	3	4	5	6	7	8



All labels are explicit electrical nets; NC markers identify intentionally unused pins.

U2
93LC56BT-1/SN DNI

RRESET
10k

REECS
10k

CCORE
3.3u

Y1
12MHz

RREF
12k 1%

CDEC1
100n

CDEC2
100n

CDEC3
100n

CDEC4
100n


CDEC5
100n

CDEC6
100n

#PWR02
GND

Sheet 3 of 5
FT2232H Channel A JTAG / Channel B UART
waspl
Sheet: /
File: 02_ft2232h_core.kicad_sch
Title: FT2232H core clock and EEPROM
Size: A3 Date: 2026-07-12 Rev: Rev A
KiCad E.D.A. 10.0.4 Id: 1/1

All labels are explicit electrical nets; NC markers identify intentionally unused pins.



Sheet 4 of 5
FT2232H Channel A JTAG / Channel B UART
wasp1
Sheet: /
File: 03_vref_levelshift.kicad_sch

Title: VREF detection and level shifting

Size: A3	Date: 2026-07-12	Rev: Rev A
KiCad E.D.A. 10.0.4		Id: 1/1

