### EE 224 - Multicycle RISC CPU



# Design and Implementation of a Mutlicycle RISC CPU $3^{nd}$ December, 2024

Name	Roll No.
Athav Vantan B.	23B1306
Kaarmukilan B.	23B1215
Himanshi Agrawal	23B1214
Dishika Nawal	23B1307

Course Instructor: Prof. Virendra singh

#### IITB-CPU Design Report

#### **Problem Statement**

Design a computing system, IITB-CPU, whose instruction set architecture is provided. Use VHDL as HDL to implement. IITB-CPU is a 16-bit very simple computer developed for teaching purposes. It is an 8-register, 16-bit computer system, i.e., it can process 16 bits at a time. It should use point-to-point communication infrastructure.

The IITB-CPU is based on the Little Computer Architecture. It is an 8-register, 16-bit computer system with 8 general-purpose registers (R0 to R7). The program counter (PC) always points to the next instruction. All addresses are short word addresses (i.e., address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes, and so on). The architecture uses a condition code register with two flags:

- Carry flag (C): Indicates carry from the most significant bit.
- Zero flag (Z): Indicates if the result of an operation is zero.

The IITB-CPU supports three machine-code instruction formats (R, I, and J types) and a total of 14 instructions. Below is the description of the components used in the IITB-CPU.

#### Components

#### **Control Unit**

- Handles the state transition process and determines which enable and control pins are active at each state.
- Takes inputs: Opcode, Zero Flag, and Carry Flag.
- Outputs all control signals, including MUX control signals, enable pins, ALU signals, and Sign Extender signals (essentially Opcode due to its design).

#### **Instruction Register**

• Stores the instruction obtained from the Instruction Memory.

#### Multiplexers (4x1 and 2x1)

- Used to decide which signals pass through specific wires.
- Two types are implemented, taking 16-bit inputs and 3-bit inputs.

#### **Instruction Memory Unit**

- Stores the program instructions.
- Instructions are fetched during the execution cycle.

#### Data Memory Unit

• Stores data either from compiling or during execution.

#### Register File

• Contains 7 general-purpose registers (R0 to R7) for fast access to data.

#### Program Counter (Inside Register File)

- Holds the address of the next instruction to be executed.
- Facilitates navigation through instructions.

#### Temporary Registers (T3 and T4)

• Temporarily store data after the completion of specific operations.

#### Arithmetic Logic Unit (ALU)

- Takes three inputs: two 16-bit operands and an Opcode.
- Produces three outputs: a 16-bit result, Zero Flag, and Carry Flag.
- Performs six operations: ADD, SUB, MULTIPLY, AND, OR, and IMPLICATION.

#### Sign Extender Unit

- Takes two inputs: a 9-bit value and Opcode.
- Outputs a 16-bit result.
- Performs multiple functions:
  - Signed padding
  - Unsigned padding
  - Padding zeros on the right
  - Padding zeros on the left
  - Left shift by one bit
- The added functionality of left shift acts as a multiplier by 2, and zero padding has proven useful for specific instructions.

#### **Data Path**

• The data path shows how all components are interconnected.

Note: mux orders may voory in VHDL code. Datapath: Control RD Instruction Memony RF 5-3 opcode itself given.

#### States and State Transition

Each state has been designed in such a way that it takes one clock cycle to complete. The complete state description and transition diagram is shown below.

R-type instructions (ADD, SUB, MUL, AND, OR IMP)

So:

S1:

$$IR(11-9) \longrightarrow RF-A_1$$
 $IR(8-6) \longrightarrow RF-A_2$ 
 $RF-D_1 \longrightarrow ALU-A$ 
 $RF-D_2 \longrightarrow ALU-B$ 
 $ALU-C \longrightarrow T_3$ 
 $IR(11-9) \longrightarrow RF-A_1$ 
 $IR(11-9) \longrightarrow RF-A_2$ 
 $IR(11-9) \longrightarrow RF-A_1$ 
 $IR(8-6) \longrightarrow RF-A_2$ 
 $IR(8-6) \longrightarrow RF-A_2$ 
 $RF-D_1 \longrightarrow ALU-B$ 
 $RF-D_2 \longrightarrow ALU-B$ 
 $IR(8-6) \longrightarrow RF-A_2$ 
 $I$ 

S2:

$$TR(5-3) \longrightarrow RF-A_3$$

$$T_3 \longrightarrow RF-D_3$$

$$RF-mun$$

$$IR(11-9) \longrightarrow RF-A_{1}$$

$$IR(8-0) \longrightarrow SE$$

$$SE \longrightarrow ALU-B$$

$$RF-D_{1} \longrightarrow ALU-A$$


$$ALU-C \longrightarrow T_{3}$$

SE-demux ALU\_Pnput muxus

S4 :

$$IR(8-6) \longrightarrow RF-A_3$$
 $T_3 \longrightarrow RF-D_3$ 

RF\_mun



 $IR(8-6) \longrightarrow RF-A_1$   $IR(8-6) \longrightarrow SE$   $SE \longrightarrow ALU-B$   $RF-D_1 \longrightarrow ALU-A$   $ALU-C \longrightarrow T_3$ 

ALU\_ mun eignals RF\_ mun Tz-en SE\_ demun 56:

$$T_{3} \longrightarrow DMF_{A}$$

$$DMF \longrightarrow RF_{-}P_{3}$$

$$TR(11-9) \longrightarrow RF_{-}A_{3}$$

$$RF_{-}mun$$

$$S_{2}:$$
 $IR(8-6) \longrightarrow RF-A_{1}$ 
 $IR(8-6) \longrightarrow SE$ 
 $SE \longrightarrow ALU-B$ 
 $RF-D_{1} \longrightarrow ALU-A$ 
 $ALU-C \longrightarrow T_{3}$ 

ALU\_ mux signals RF\_mun Ta-en SE\_demun

S& :

$$\begin{array}{c|c} TR(1I-9) \longrightarrow RF_{-}A_{2} \\ RF_{-}P_{2} \longrightarrow DMF_{-}V \\ \hline T_{3} \longrightarrow DMF_{-}A \end{array}$$

$$\begin{array}{c|c} S_{q} & \overline{IR(11-9)} \longrightarrow RF-A_{1} \\ \overline{IR(8-6)} \longrightarrow RF-A_{2} \\ RF-D_{1} \longrightarrow ALU-A \\ RF-D_{2} \longrightarrow ALU-B \\ \overline{Zeroflag} \longrightarrow Control_{unit} \end{array}$$

$$T_{y} \longrightarrow ALU-A$$

$$IR(8-0) \longrightarrow SE$$

$$SE \longrightarrow ALU-B$$

$$ALU-C \longrightarrow T_{3}$$

 $S_{II}$ :

$$T_{y} \longrightarrow RF-D_{3} \qquad RF-en$$

$$IR(IH-9) \longrightarrow RF-A_{3} \qquad RF-mux$$

S13:

$$IR(8-6) \longrightarrow RF-A_2$$
  $Pe-en$   
 $RF-P_2 \longrightarrow PC$   $PC-mun$ 

J-type (LHI, LLI, JAL, J)

LHI:

$$S_0$$
 $S_{14}$ :

 $IR(8-0) \longrightarrow SE$ 
 $SE \longrightarrow RF-P_3$ 
 $IR(11-9) \longrightarrow RF-A_3$ 
 $SE$ 
 $SE$ 

S17:

$$T_{y} \longrightarrow ALU-A$$

$$IR(8-0) \longrightarrow SE$$

$$SE \longrightarrow ALU-B$$

$$ALU-C \longrightarrow T_{3}$$


ALU\_mun signals SE-demun Tz-en

5/8:

T3 --- PC

pc\_mux signal pc\_en

<u>J:</u>




" J- instruction is exactly SAL without state S16"

## State Transition diagram:


Sc — state for instruction to be read

Les give number 100' in
ermulation.



#### RTL Viewer

The RTL viewer of the complete project, with necessary signals pulled out for testing, is shown below.




[Insert the RTL Viewer image here]

#### Testing and Simulation

We gave a large instruction set with all 15 instructions jumbled. Below is a screenshot of the instructions manually coded in the instruction memory file, and a testbench was written to test it.

```
Instr_Mem.vhd
      66 (7 ) 準 準 | 🖪 🗗 🖰 🕦 🥫
                      RA : in std_logic_vector(15 downto 0);
RD : out std_logic_vector(15 downto 0)
 8
 9
        end entity;
10
11
12
       □architecture Instr_Mem_arch of Instr_Mem is
13
14
                -- Define the instruction memory as an array type Instr_Mem_arr is array (1023 downto 0) of std_logic_vector(7 downto
15
16
17
                -- Initialize the memory with instructions
                signal Data : Instr_Mem_arr := (
    0 => "00001001", -- add
18
       \dot{\Box}
                      0 => "00001001", -- add
1 => "01110000",
19
20
21
22
23
24
25
26
27
28
29
30
                      2 => "00101001", -- sub
3 => "01110000",
                             "00111001", -- multi
"01110000",
                        =>
                      6 => "00011001", -- adi
7 => "10000100",
                      8 => "01001001", -- and
9 => "01110000",
31
32
33
                      => "01011001", -- or
11 => "01110000",
34
35
36
37
                      12 => "10011010", -- 1li
                      13 => "11011011"
38
39
                      14 => "10001010", -- lhi
15 => "11111111",
40
41
42
                         -> UIIU1001", -- imp
=> "01110000",
43
                      16 => "01101001"
44
45
                      19 => "11000000", -- sw
46
47
48
49
                      20 => "10101010", -- lw
21 => "11000000",
50
51
                      22 => "11001001", -- `beq (equality)
23 => "01000010",
52
53
54
55
56
57
                      24 => "00011001", -- adi (skipped)
25 => "00000000",
                      26 => "11011010", -- jal
27 => "00000010",
58
59
```

All tests were verified, and hence the CPU's functioning is ensured. The testbench simulation could not be added here due to the large instruction set, but a sample of two or three instructions is shown below.



#### Acknowledgement

We acknowledge Professor Virendra Singh for teaching us and supporting us to complete this project. We also thank all the Teaching Assistants who helped during the course.

This project has greatly enhanced our learning and deepened our understanding of the concepts. We thank the professor who provided such an opportunity.