```
sh reg.vhd
Jan 25, 04 12:44
                                                                         Seite 1/1
   -- Design: VHDL Class Example 5 : design of sequential logic
   -- Author : Roland Hoeller
  -- Date : 27 04 2000
   -- File : sh_reg.vhd
   library IEEE;
10 use IEEE.std logic 1164.all;
   entity sh reg is
   port (d i :
                    in std logic vector(3 downto 0);
         en i :
                   in std logic;
         sh_i : in std_logic;
         clk : in std_logic;
         reset : in std_logic;
         ao:
                out std logic vector(3 downto 0));
   end sh req;
   architecture rtl of sh_reg is
     signal s q : std logic vector(3 downto 0);
25 begin
     -- The following process describes a simple D-FF with enable. Furthermore a
     -- shift operation can be performed depending on the control signals.
     p_sh_reg : process (clk, reset)
     begin
       if reset = '1' then
         s_q <= "0000";
       elsif clk'event and clk = '1' then
         if en i = '1' then
           if sh i = 'l' then
             s_q(3 \text{ downto } 1) \le s_q(2 \text{ downto } 0);
35
             s_q(0) <= '0';
           else
            s_q <= d i;
           end if;
         end if;
40
       end if;
     end process p_sh_reg;
     -- This line simply connects the register s q to the output of the design
     q o <= s q;
   end rtl;
```

```
tb sh rea.vhd
Jan 25, 04 12:44
                                                                              Seite 1/2
   -- Design: VHDL Class Example 5 : design of sequential logic, testbench
   -- Author : Roland Hoeller
5 -- Date : 27 04 2000
   -- File : tb_sh_reg.vhd
   library IEEE;
use IEEE.std_logic_1164.all;
   entity to sh req is end to sh req;
   architecture sim of tb sh req is
     -- Declaration of the component under test
     component sh_reg
       port (
         d_i : in std_logic_vector(3 downto 0);
en_i : in std_logic;
         sh_i : in std_logic;
        clk : in std_logic;
         reset : in std logic;
         g o : out std logic vector(3 downto 0));
     end component;
     signal d_i : std_logic_vector(3 downto 0);
signal en_i : std_logic;
signal sh_i : std_logic;
     signal clk : std logic;
     signal reset : std logic;
     signal q_o : std_logic_vector(3 downto 0);
     -- Instantiate the design under test
     i_sh_reg : sh_reg
       port map (
        d_i => d_i,
en_i => en_i,
         sh_i => sh_i,
         clk => clk
         reset => reset.
         g o => g o);
     -- Generate clock
     p clk : process
     begin
       clk <= '0';
       wait for 50 ns;
       clk <= '1';
       wait for 50 ns;
     end process p clk;
     -- Generate reset
     p_reset : process
     begin
       reset <= '1';
       wait for 120 ns;
       reset <= '0';
       wait;
     end process p_reset;
     p stim : process
     begin
       ā_i <= "0000";
       en_i <= '0';
       sh_i <= '0';
       wait for 310 ns;
```

```
tb_sh_reg.vhd
Jan 25, 04 12:44
                                                                                     Seite 2/2
         d_i <= "0000";
        en_i <= '1';
sh_i <= '0';
wait for 400 ns;
         d_i <= "1111";
        en_i <= '1';
75
         sh_i <= '0';
        wait for 400 ns;
d_i <= "0101";
         en_i <= '0';
        sh_i <= '0';
        wait for 100 ns;
        d_i <= "0111";
         en_i <= '1';
         sh_i <= '1';
        wait for 400 ns;
         d_i <= "1010";
        en_i <= '1';
sh_i <= '0';
        wait for 400 ns;
       -- stop simulation
         assert false report "END OF SIMULATION" severity error;
      end process p_stim;
    end sim;
```