```
railroad xing.vhd
                                                                       Montag, 22. September 2014 14:09
       ______
       -- Design: VHDL Class Example 6-2: design of seguential logic / FSM
      -- Author : Peter Roessler
       -- Date : 21 09 2014
       -- File : railroad_xing.vhd
       library IEEE:
       use IEEE.std logic 1164.all;
  11
  12
       entity railroad_xing is
  1.3
       port (train approaches i : in std logic;
  14
            train leaves i : in std logic;
            clk
                             : in std_logic;
  15
  16
            reset
                             : in std_logic;
  17
            light o
                             : out std logic;
  18
            gate_close_o
                           : out std_logic;
  19
            gate_open_o
                             : out std_logic);
  20
       end railroad xing;
  21
  22
       architecture rtl of railroad xing is
  23
  24
         type t_state is (OPENED_S, OPEN1_S, OPEN2_S, OPEN3_S, OPEN4_S, OPEN5_S,
  25
                         CLOSED ON S, CLOSED OFF S,
  26
                         CLOSE1_S, CLOSE2_S, CLOSE3_S, CLOSE4_S, CLOSE5_S);
  27
  28
         signal s_states : t_state;
  2.9
  3.0
       begin
  31
         p_railroad_xing : process (clk, reset)
  32
         begin
  33
           if reset = '1' then
  34
             -- brings system to a safe state, under all pre-conditions ...
  35
            light_o <= '1';
            gate_close_o <= '1';
  36
  37
            gate_open_o <= '0';
  38
            s_states <= CLOSE1_S;
  39
           elsif clk'event and clk = '1' then
  40
             case s_states is
  41
               -- STATE "Gate is completely open"
  43
               when OPENED S =>
  44
  45
                light_o <= '0';
  46
                gate close o <= '0';
                gate open o <= '0';
  48
                if train_approaches_i = '1' then
  49
                  light_o <= '1';
  50
                  gate_close_o <= '1';
  51
                  s states <= CLOSE1 S;
  52
                 else
  53
                  s_states <= OPENED_S;
  54
                end if;
  55
  56
               -- STATE "Gate will be closed (1st second)"
  57
```

-1-

E O	Montag, 22. September
58	when CLOSE1_S =>
59	light_o <= '0';
60	gate_close_o <= '1';
61	gate_open_o <= '0';
62 63	s_states <= CLOSE2_S;
64	
65	STATE "Gate will be closed (2nd second)"
66	when CLOSE2_S =>
67	light_o <= '1';
68	gate close o <= '1';
69	gate_open_o <= '0';
70	s_states <= CLOSE3_S;
71	5_5tates <b>\-</b> Choses_s,
72	STATE "Gate will be closed (3rd second)"
73	date will be closed (Sid Second)
74	when CLOSE3_S =>
75	light_o <= '0';
76	gate_close_o <= '1';
77	gate_crose_0 <= '0';
78	s_states <= CLOSE4_S;
79	
80	STATE "Gate will be closed (4th second)"
81	
82	when CLOSE4_S =>
83	light_o <= '1';
84	gate close o <= '0';
85	gate_open_o <= '0';
86	s_states <= CLOSED_ON_S;
87	
88	STATE "Gate is completely closed, light is turned on"
89	
90	when CLOSED_ON_S =>
91	light_o <= '0';
92	gate_close_o <= '0';
93	gate_open_o <= '0';
94	<pre>if train_leaves_i = '1' then</pre>
95	jump to OPEN2_S to ensure blinking frequency of exactly 0.5 Hz
96	gate_open_o <= '1';
97	s_states <= OPEN2_S;
98	else
99	s_states <= CLOSED_OFF_S;
00	end if;
01	
02	STATE "Gate is completely closed, light is turned off"
03	
04	when CLOSED_OFF_S =>
05	light_o <= '1';
06	gate_close_o <= '0';
07	gate_open_o <= '0';
08	<pre>if train_leaves_i = '1' then</pre>
09	gate_open_o <= '1';
10	s_states <= OPEN1_S;
11	else
12	s_states <= CLOSED_ON_S;
•	
13	end if;

```
115
           -- STATE "Gate will be opened (1st second)"
116
117
           when OPEN1 S =>
118
            light_o <= '0';
119
            gate close o <= '0';
120
            gate_open_o <= '1';
121
            s_states <= OPEN2_S;
122
123
           -- STATE "Gate will be opened (2nd or 1st second, respectively)"
124
125
           when OPEN2_S =>
126
            light o <= '1';
127
            gate close o <= '0';
128
            gate_open_o <= '1';
129
            s states <= OPEN3 S;
130
           ______
131
           -- STATE "Gate will be opened (3rd or 2nd second, respectively)"
132
           ______
133
           when OPEN3 S =>
134
            light o <= '0';
135
            gate_close_o <= '0';
136
            gate open o <= '1';
137
            s_states <= OPEN4_S;
138
           ______
139
           -- STATE "Gate will be opened (4th or 3rd second, respectively)"
140
           ______
141
           when OPEN4 S =>
142
            light_o <= '1';
143
            gate_close_o <= '0';
144
            gate open o <= '1';
145
            s_states <= OPEN5_S;
146
           ______
147
           -- STATE "Gate will be opened (5tt or 4th second, respectively)"
148
149
           when OPEN5_S =>
150
            light_o <= '0';
1.51
            gate_close_o <= '0';
152
            gate_open_o <= '0';
153
            s states <= OPENED S;
154
155
           -- all other cases ...
156
157
           when others =>
158
            light_o <= '1';
159
            gate_close_o <= '1';
160
            gate_open_o <= '0';
161
            s states <= CLOSE1 S;
         end case:
162
        end if;
163
164
      end process p_railroad_xing;
165
    end rtl;
166
```

Montag, 22. September 2014 14:09

railroad xing.vhd

-3-

```
______
    -- Design: VHDL Class Example 6-2: design of sequential logic/FSM, testbench --
    -- Author : Peter Roessler
    -- Date : 21 09 2014
    -- File : tb_railroad_xing.vhd
    library IEEE:
10
    use IEEE.std logic 1164.all;
11
12
    entity tb_railroad_xing is end tb_railroad_xing;
1.3
14
    architecture sim of tb railroad xing is
15
16
      -- Declaration of the component under test
17
      component railroad xing
18
19
          train_approaches_i : in std_logic;
2.0
          train leaves i : in std logic;
21
          clk
                           : in std_logic;
22
          reset
                          : in std logic;
          light_o
23
                          : out std_logic;
24
          gate_close_o
                          : out std_logic;
2.5
          gate_open_o
                           : out std_logic);
26
      end component;
27
28
      signal train_approaches_i : std_logic;
2.9
      signal train_leaves_i : std_logic;
30
      signal clk : std logic;
31
      signal reset : std_logic;
32
      signal light_o : std_logic;
33
      signal gate_close_o : std_logic;
34
      signal gate open o : std logic;
35
36
    begin
37
38
      -- Instantiate the design under test
39
      i railroad xing : railroad xing
40
        port map (
41
          train_approaches_i => train_approaches_i,
42
          train leaves i
                          => train_leaves_i,
          clk
43
                           => clk,
44
          reset
                            => reset,
45
          light_o
                           => light_o,
46
          gate close o
                            => gate_close_o,
          gate open o
                            => gate open o);
48
49
      -- Generate clock
50
      p_clk : process
51
      begin
        clk <= '0';
52
53
        wait for 0.5 sec;
54
        clk <= '1';
55
        wait for 0.5 sec;
56
      end process p_clk;
57
```

railroad_xing.vhd		Montag, 22. Sep	
58	p_stim : process		
59	begin		
60	Initial states of all input ports and reset signal		
61	train_approaches_i <= '0';		
62	train_leaves_i <= '0';		
63	reset <= '1';		
64	wait for 2 sec;		
65	Deassert reset		
66	reset <= '0';		
67	wait for 10 sec;		
68	Start applying test patters		
69	train_leaves_i <= '1';		
70	wait for 1 sec;		
71	train_leaves_i <= '0';		
72	wait for 10 sec;		
73	train_approaches_i <= '1';		
74	<pre>wait for 1 sec;</pre>		
75	train_approaches_i <= '0';		
76	wait for 10 sec;		
77	train_leaves_i <= '1';		
78	<pre>wait for 1 sec;</pre>		
79	train_leaves_i <= '0';		
80	wait for 10 sec;		
81	Stop simulation		
82	<pre>assert false report "END OF SIMULATION" severity failure;</pre>		
83	<pre>end process p_stim;</pre>		
84			
85	<pre>end sim;</pre>		
86			