


## CACHE MEMORY :

Chapter = 18


- it's very nearer to processor but access time is very less




used  
cache memory ^ Static, Rom ^ concept

- RAM runs the active program.
- repetitive data is stored in Cache memory. So we can say that cache hold the active part of program or which is frequently used.
- level 1, level 2, level 3 caches are used. and we don't used level 4 cache because access time with RAM becomes same as cache memory.
- Cache size would be limited
- $L_1 < L_2 < L_3$

## Multiple Cache levels:



level - 2 connected  
between L-1 and RAM



level 2 connected to " back side"

- as level memory size is 16B than distance or time is also 16B.


## Cache Hit / Miss :

- if data is available in cache, that's known as Hit
- if available required data is not available in cache, cache miss.


$$C_{eff} = h C_{fast} + (1-h) (C_{slow} + C_{fast})$$

$$\Rightarrow C_{fast} + (1-h) C_{slow}$$

hit ratio



Cache  
line size →



Main Memory

## Cache Memory Design Parameters :

- Cache Size
- Cache line size
- Placement policy
- Replacement policy
- Write policy

→ Compulsory, capacity and conflict misses

## Cache Mapping :

①

Direct Mapped

$\mathcal{L} \rightarrow$  lines

$\mathcal{W} \rightarrow$  words

$L \rightarrow$  line index

$w \rightarrow$  word index

- cache line size will be decided
- each word & line having the unique address.
- conflict miss is occur in Direct mapped.
- Add: trace:

1, 7, 6, 5, 32, 33, 1, 2

1 → miss, line 3, 2, 1, 0 fetched

7 → miss, line 7, 6, 5, 4 fetched

6 → hit

5 → hit

- for remove conflict miss we have only  
Set Associative Cache.

improving cache performance

① line width


② set size or associativity

③ line replacement policy (Least recently used LRU)



④ write policy

## Memory Management

- virtual memory
- add. translation page fault




- page size (1KB, 2KB, 4KB, 16MB)
- cache → only one single location
- RAM → fetch the complete cache line (means nearby location data is also fetched)



→ Hard disk

Physical → RAM




in this page size is 4K.

RAM = 64K

HDD (Hard disk) = 1MB

- { - which 1G ?
- where call ?


### Page table :



- Page table we required in only RAM so its present in RAM
- Out of 256 page, which 1G pages are active → Page table → where these pages are located.

### Add. translation :


logical / virtual



Page size = 4K


$$2^2 = 4K$$

$$n = 12 \text{ bits}$$



- page table origin register, stores the starting add. of the page table
- and that register stored in CPU register


### ⇒ Memory protection



- memory management unit (MMU) control or protect our memory.

Classification of memory :

programmable logic

Types of memory :

↳ static (information stored in latch)

↳ Dynamic (" " " in the form of charge)

## Static

- information stored in latch.
- short read / write cycle
- remains valid as long as power is applied
- it uses 4-5 transistors per bit

## Dynamic

- stored in the form of charge
- larger memory capacity
- reduced power consumption
- need to be refreshed

## Volatile

- lose data while power is turned off
- SRAM, DRAM

## Non-volatile

- ROM, EEPROM, EEPROM
- flash memory  
(Read/write access is fast in flash memory)

## Read only memory :

-  $32 \times 8$  ROM

5  $\rightarrow$  i/Ps ( $2^5 = 32$ ) 5 to 32 decoder

8  $\rightarrow$  o/P OR gate

- a decoder + OR gates (combinational impl.)

$\Rightarrow 2^n \times m$  ROM

$n \rightarrow$  i/Ps  $m \rightarrow$  output

### types of Rom

MRAM

PROM


EPROM

EEPROM [electrical erasable pro. read only]

## Random Access Memory :

- stores binary information

$\downarrow$  m data i/Ps lines



$\hookrightarrow$  DRAM

$\hookrightarrow$  SRAM

## Combination of PLD

$\hookrightarrow$  PROM

$\hookrightarrow$  PAL (Prog. And, fixed OR)

$\hookrightarrow$  PLA (Prog. OR, fixed And)

Seq. Prog. Devices:

Seq. Prog. logic devices:

- SPLD
- PLD + Flip-Flops