

→ Website book

RTL level Simulators

Cycle Based

- Only Boundary nodes
- No delay information
- does not detect glitches and setup/hold time violations
- faster and less memory usage

Event Based

- each internal node
- need scheduling and functions may be evaluated multiple times
- slower and more memory usage

Verification Matrices

Code coverage : % of total code executed by given test case

Functional coverage : % of total function " , " , " , "

Bug Tracking SIS (BTS)

When bug is found by verification engineers, it is reported into BTS:

- | | |
|--------|--|
| Stages | Open → When it's filled |
| | Close → When everything else works fine with new fix |
| | Verified → When designer confirms that its bug fixed |
| | Fixed → When it's removed from design |

Regression and Revision Control

return to normal state


when multiple user accessing the same data, data may loss

Ex: New feature + fix bug

ex: trying to write the same file simultaneously

System design flow

Requirements

Sources of error

Description for manufacture

- Reconvergence Model

Transformation → RTL coding from specification

• Insertion of a scan chain

• synthesizing a RTL code into gate level

• gate level netlist into layout

Test Bench: It checks whether the RTL implementation meets the design spec or not.

• To gen the Stimulus for simulation

To apply this stimulus to the module under test and collect O/P response.

To compare the O/P response with expected golden values.

Verification Methods Techniques:

- Simulation (functional & Timing)
 - (Behavioral, RTL, gate level [Pre & Post], switch level, transistor level)
- formal verification (functional)
 - Binary decision Diagrams, equivalence checking, model checking
- static timing analysis (timing)

Black Box

- less time consumption and efforts
- independent of implementation
- verification process parallel with design process
- difficult to locate the source of problem
- " " set interesting states
- lack of visibility and controllability


Formal Verification

- mathematically proving that the modification has not changed functionality.
- Adding clock gating circuitry for power reduction
- restructuring critical paths, inserting clock tree
 - does not require simulation vectors

Equivalence and model checking → methods

- You only need to provide a functional correct or "golden design" (reference design) and modified version of the design (implemented)

- Behavioural into RTL is called " synthesis"
- Gate level netlist (where gate delay estimation is done)
- Transistor level (propagation delay)
- Physical layout (manufacturability of design is checked with the help of Design Rule)
- Source of errors :-
 - error in specification
No model for checking as it is top
 - error in implementation
 -



- Verification Methods :

- functional verification
 - formal " " (Equivalence, Model checking)
 - Semiformal " " (Assertion based)
- (i) functional verification
- Black box approach → can not look into the


- design without knowledge of internal implementation
- Through available interfaces only, no internal state access
- * Testing as user
 - white box approach → internal fully known, * Testing as developer
 - grey box approach → internal's relevant to testing known, * testing as user with access to internals

Test Bench:

DUT → design under test

DUV → "hardware" verification

architecture: Three Blocks



- ① random I/P genr, ② repetitive I/P genr ~~for~~
- random with some constraint I/P genr
- ③ Directed I/P genr (narrow focused coverage)

- limitation: large no. of simulation vectors are needed to provide confidence.
- slowing down performance
 - Once Behavioral Design is verified, there are many requirements for small non-functional modification in RTL.

$$\frac{\$5000}{\text{month}} \rightarrow 3 \text{ months}$$

$$\frac{170}{35000}$$

FLAMINGO
Date 19-july
Page

clock gating circuit \rightarrow critical Path \rightarrow in ckt which gives the max delay in the combinational ckt.

Verification Tools

EDA tools

① linting

- Syntax check (static error \rightarrow errors w/o I/O provided)

② SPsimulator (makes a computing model for ckt, executes (creating virtual environment) the model for a set of I/O signals and verifies the O/P signals.)

24-july Limitation: Performance bottleneck, timing issue, can't exhaustive for non-trivial designs

How to reduce verification time and efforts?

reduce verification efforts:

1. parallelism of efforts (by doing parallel, parallelized)
2. Higher abstraction level more power \rightarrow cost less)
3. Automation (Test bench)

Some new concepts:

1. Design for verification (Design in such a way that easily verify.) (adding some extra code for stored the intermediate data, inputs)

Extra hardware is added just to debug, not consider in fabrication.

(synthesis off, extra code synthesis on)

2. Verification of Reusable Design

(IP codes → used at diff' Platform)

3. Verification Reuse

(RVM → reuse verification methodology)


Test bench is for adder, can be used for by which writing the test bench for the multiplier.

OFF-line testing → when functional is stopped and then testing

ON-line testing →

Verification → on design (functionality)
testing → on device

Simulation Based Functional Verification flow:



26-july

Testing

FLAMINGO

Date _____

Page _____

Testing Philosophy

Students — chips
course syllabus — specifications

Testing → on device



- Test Planning and test application

(Before fab) (After fab)

X(I) - Test development / test Planning

How you test the system, before the fabrication it asked.

(II) - Test application / Manufacturing test

(After the fabrication, we have the physical hardware on our hand.)

Cost for testing :

1) - Test development (one time cost)

2) - Test application

3) - DFT (Design for test)

(Some extra hardware added which is to reduce test efforts) not added the functionality


effective testing : test should effectively w/o affecting the test.

less test cost, less test power, more yield,

less test time, more fault coverage

application

ATE → automatic test equipment



- functionality and (component) structural testing
CTO reduce the time, we will goes to the component testing)
↓ Black box approach ↓ White box

Causes of the Defects in CKT:


① Defects

(at the time of fabrication of IC as example ions dropping (improper physical fabrication → defect))

② Errors

③ faults

for example:



Defect: A is shorted to ground

fault: A stucked at logic-0

error: at output we are getting

$C=1$ due to $A=1, B=1$

but correct output is $C=0$

- error is not permanent

for ex, no error occurs if atleast one is 0.

faults \leftarrow gates & net/wire/interconnects \rightarrow in Digital Design


- stuck at logic - 0 and stuck at logic - 1.

$$\text{No. of multiple faults} = (2K+1)^n - 1$$

$n \rightarrow$ no of wires/ports

$K \rightarrow$ fault Possible

for example:



here $n=3$

$K=2$ (stuck at logic - 1)

SSA (single stuck at)	a	s-a-0	$\not\models s_a^0$
	a	s-a-1	$\not\models s_a^1$
	b	s-a-1 = b_1	$\models s_a^1$
	b	s-a-0 = b_0	$\models s_a^0$

MSA (multiple stuck)	a	s-a-0	b	s-a-0
	a	s-a-0	b	s-a-1

$$\text{no of single faults} = K \times n$$

$$\{ = 2 \times 3$$

= 6 faults)

Assume - 1 fault at a time


No bridge faults

No. of faults checked = $(K)^m$ (2^m)

Q-Aug

for checking the

If a is stuck at 1



to check this we applied $a=0, b=1$ then $z=0$

If don't get the OIP $z=0 \rightarrow$ then
a SAI.

- To examine the fault test vector is $a=0, b=1$

$z_g \rightarrow$ genr OIP $z_f \rightarrow$ fault OIP

$$z_g = 0, + z_f = 1$$

$$z_g = 1, + z_f = 0$$

$$z_g \oplus z_f = 1$$

a S-a-1:

$$z_g = ab$$

$$z_f = b$$

$$ab \oplus b = 1$$

$$ab \cdot b' + (\bar{a}b) \cdot b = 1$$

$$\bar{a}b = 1$$

so; $a=0$ & $b=1 \rightarrow$ Test vector

Z S-a-0 :

$$a=1, b=1 \quad Zq = a \cdot b$$

T

$$Zf = \bar{a} \bar{b}$$

Test vector

Z S-a-1 :

$$a=0, b=1 \quad \& \quad a=0, b=0 \quad \& \quad a=1, b=0$$

b S-a-1 :

$$a=1, b=0$$

b S-a-0 :


$$a=1, b=1$$

a1	01	
b1	10	
a0	11	
b0	11	
z0	0011	
z1	00, 10, 01	

$$\begin{aligned} \{a_0, b_0\} &\rightarrow z_0 \\ \{a_0, b_1\} &\rightarrow z_0 \\ \{a_0, z_0\} &\rightarrow z_0 \\ \{b_0, z_1\} &\rightarrow z_1 \end{aligned}$$

If we only consider the single stuck faults, then multiple stuck faults are automatically included or have been replaced with single stuck.

Ex:




$$\begin{array}{r} \text{abc} \\ \hline 000 \\ 100 \\ 010 \\ \hline \end{array}$$

$s-a-1$
 $a+b$

$$Zg = (a \cdot b + c) = 1$$

$$Zf = 1$$

Ex:-

for sal: 001x

for sal: 1x00

x100

for sal0:

S-A-1:

$$Zg = (x_2 + x_3) \cdot x_4 + \bar{x}_4 \cdot x_4$$

$$\begin{matrix} x_1 & x_2 & x_3 & x_4 \\ 0 & 0 & 0 & 1 \end{matrix}$$

$$Zf = 1 \cdot x_1 + \bar{x}_4 \cdot x_4$$

$$Zg \oplus Zf = 1$$

$$(x_4 x_2 + x_4 x_3 + \bar{x}_4 x_4) \oplus (x_4 + \bar{x}_4 x_4) = 1$$


$$\overbrace{(x_4 x_2 + x_4 x_3 + \bar{x}_4 x_4)}^{2 \cdot (1+1)} (x_4 + \bar{x}_4 x_4) + (\bar{x}_4 + \bar{x}_4 x_4) = \overbrace{(x_4 x_2 + x_4 x_3 + \bar{x}_4 x_4)}^{2 \cdot (1+1)}$$

$$\bar{x}_4 x_2 \cdot \bar{x}_4 x_3 - \bar{x}_4 x_4 = 0$$

When $s=0$: $Z_g = (a+b) \cdot c + \bar{c} \cdot d$

$$Z_f = (a+b) \cdot c + d$$

+ 10. (ex 10) A circuit with redundant fault



Sol:

$$\begin{aligned} Z_g &= \overline{A \cdot B} \cdot (\overline{A \cdot B} \cdot B) \\ &= \overline{A \cdot B} \cdot B \\ &= (\overline{A} + \overline{B}) \cdot B \\ &= \overline{A} B \end{aligned}$$

$$Z_F = \overline{A} \cdot B = 0 \quad \overline{A} \cdot B$$


$$\begin{aligned} Z_g \oplus Z_F &= 1 \\ (\overline{A} \cdot B) \oplus B &= 1 \\ (\overline{A} \cdot B)B + \overline{B}(A \cdot B) &= 1 \\ (A + \overline{B})B &= 1 \\ AB &= 1 \end{aligned}$$

$$\begin{aligned} Z_g \oplus Z_F &= 1 \\ (\overline{A} \cdot B) \oplus (A \cdot B) &= 1 \end{aligned}$$

Not possible

fault is not detectable in this example.

Ex: a, s-a-1




when a sa 1

$$Z_F = \overline{A} \overline{B} + C = (\overline{A} + C)(\overline{B} + C)$$

$$Z_g = \overline{A} \overline{B} + C = (A + B + C)(\overline{B} + C)$$

not detectable

Ex 3



- i) C sal $\{ \text{C sal, A sao} \}$
 ii) A sao

$$(i) Z_g = A \oplus B + ABC = AB(C+1) = AB \\ C, \text{ sal}$$

$$Z_f = AB + AB = AB$$

not detectable

- (ii) A sao

$$Z_g = AB$$

$$Z_f = 0 + ABC = ABC$$

$$Z_g \oplus Z_f = 1 \Rightarrow AB \cdot \bar{0} = 1 \Rightarrow \text{Hx}$$

$$AB \oplus ABC = 1 \Rightarrow AB\bar{C} = 1 \Rightarrow 110 \rightarrow$$

- (iii) C, sal and A sao


$$Z_f = 0 + AB = AB$$

is undetectable

f_2 is called second gen^r redundant fault.

Fault Equivalence:

for ex:




$$\left. \begin{array}{l} f_1 \text{ asao} \\ f_2 \text{ bsa0} \\ f_3 \text{ zsa0} \end{array} \right\} \quad \begin{array}{l} z_{f_1} = 0 \\ z_{f_2} = 0 \\ z_{f_3} = 0 \end{array}$$

there three faults not need to XOR, to find out the test vector, separately.

$$\left\{ \begin{array}{l} z_g \oplus z_{f_1} = 1 \\ (a \cdot b) \oplus (\bar{a} \cdot b) = 1 \\ \bar{a} \cdot \bar{a}b + a \cdot b \bar{a}b = 1 \\ (a + \bar{b}) \bar{a}b + ab(a + \bar{b}) = 1 \\ \bar{a}b + ab = 1 \end{array} \right.$$

so sao is fault equivalent for AND.


- OR



$a \text{ sa1}$
 $b \text{ sa1}$
 $z \text{ sa1}$

- fault equivalent

- NANO



$a \text{ sa0}$
 $b \text{ sa1}$
 $z \text{ sa1}$


$a \text{ sa1}$
 $b \text{ sa0}$
 $z \text{ sa0}$

NOT




$$\begin{array}{ccc} a & \text{sa0} & a & \text{sa1} \\ \text{z} & \text{sa0} & \cancel{\text{z}} & \cancel{\text{sa1}} \end{array}$$

NOR



$$\begin{array}{ccc} a & \text{sa1} & a & \text{sa0} \\ b & \text{sa1} & b & \text{sa0} \\ \text{z} & \text{sa0} & \text{z} & \text{sa1} \end{array}$$

XOR



00	0
01	1
10	1
11	0

$$f_1 \text{ sa0 } \} a$$

$$f_2 \text{ sa1 } \} a$$

$$f_3 \text{ sa0 } \} b$$

$$f_4 \text{ sa1 } \} b$$

$$f_5 \text{ sa0 } \} z$$

$$f_6 \text{ sa1 } \} z$$

$$z_{f_1} = b, z_{f_2} = \bar{b}, z_{f_3} = a, z_{f_4} = \bar{a}$$


$$z_{f_5} = 0, z_{f_6} = 1$$

here individual's faults are not equivalent

$$- \{ f_1 \text{ sa0}, f_4 \text{ sa1} \} = 1 = z_{fg}$$

$$- \{ f_2 \text{ sa1}, f_3 \text{ sa0} \} = 1 = z_{fc}$$

Ex 8-



Sol:

~~10
14~~

f_1, f_2 and f_3, f_4 are equivalent
 f_5, f_6 and f_7, f_8 are equivalent
 f_9, f_{10} and f_{11}, f_{12} are equivalent
 f_{13}, f_{14} and f_{15}, f_{16} are equivalent


odd SAO
even SAI

for this

$f_4, f_9, f_{11} \rightarrow$ SAO & SAI
Equivalent

$f_1, f_2, f_3, f_4, f_5, f_7, f_{10}, f_{12}, f_{13}, f_{14} \rightarrow$ SAOs


Ex 8



~~13
20~~

Collapse ratio = 13/20

Fault Dominance



f_1 f_2

$\boxed{011}$

000

f_2 are removed
from fault list

001

010

$\boxed{011}$


100

101

110

f_1 dominant on f_2 .

Gate Fault



$a + d$ $b - b$

v_{out}

$a \rightarrow \overline{f_1}$

$b \rightarrow \overline{f_2}$

- In digital domain, i/p's are either ON or OFF.

switch [open
short]



	a	b	Z_n	Z_P (when b open)
	0	0	1	1
air of test vector	0	1	1	1
	1	0	1	$Z \leftarrow (b \text{ is not connected})$
	1	1	0	0

- When wire is not connected to VDD or GND then considered as High impedance (Z).

When we applied $a=b=1$ then $O/P=0$ and after that if we applied $a=1, b=0$, then $O/P=1$. But in fault condⁿ O/P changes from 0 to Z, then we detect the fault.

- For NOR gate, find test vector.


A i/p, NMOS at open switch. \overline{VDD}



	a	b	Z_n	Z_P
	0	0	1	1
	0	1	0	1
	1	0	0	0
	1	1	0	0

a	b	Z_f	Z_h
0	0	1	1
0	1	0	0
1	0	2	0 ←
1	1	0	0

- High impedance Z means that it's send the previous value of O/P.



b open, b sal

b short, b sao

Z_1	Z_2	C
1	0	1
0	1	0

1 1 short

0 0 open


Sols

a	b	y	Z_1	Z_2
0	0	0	0	0
0	1	1	1	1
1	0	1	1	1
1	1	0	1	0

Ex: $\bar{z} = ab + c + d$

fault at $a \rightarrow$ in n-mos open


Sol:



a	b	c	d	Z_n	Z_p
1	1	0	0	0	1

0 0 0 0 1 1

fault



0 0 0 0 1 1

→ in P-mos, open ckt. SA1 } for open ckt. testing
in N-mos, open ckt. SA0 } we require two test

→ in P-mos (a**b** is in parallel vectors
a+b is series)

in N-mos (a**b** is → series
a+b → parallel)

Verification

- On Design
- Pre-silicon
- One time
- By simulation, emulation
formal methods
- A Design Bug

(makes all IC's fabricated
useless)

Testing

- On Device
- Post silicon
- One all IC's
- By test gen/(development
and test application)
- A fabrication defect

(may cause all ICs
or some of IC's
useless)

Defects, Errors and faults

(I) Defects :

Process, age, material, Package defects

(II) Error : A wrong O/P signal produced by a defective sis


(III) Fault : fault is imperfection in function
Defect " " " Hardware

• A representation of defect at the abstracted level → fault

stuck at faults : "classical faults" (?)

- simple to use
- they are found capable to detect other type of faults also
- Relates to yield modeling

Test Pattern Generation (Automated) (ATPG)



(1) fault activation

net 'l' sa1, $\{0, 1\}$

'l' $\bar{0}$

(2) line justification

$P0 \rightarrow sa1$ 011

\downarrow

without
fault

\downarrow
with
fault

(3) fault propagation

$$C = 0$$

$$0 \otimes 0$$

$$\begin{matrix} \text{subset of } & \{001 \\ \text{xoring/exhausted} & 010 \end{matrix}$$

to gen the algorithm

While XORing,

$$Z_f = 1 + c = 1$$

$$Z_g = a \cdot b + c$$

$$Z_f \oplus Z_g = 1$$

$$(ab+c) \cdot 1 = 1$$


$$(\bar{a}+\bar{b}) \cdot \bar{c} = 1$$

$$\bar{a}\delta + \bar{b}\bar{c} = 1$$

0 0 0
0 1 0
1 0 0

} exhausted list of faults

Ex 8



"0 0 0 11 001" → Ans


$$Z_f = 0, Z_g = 1$$

fault activation → sai

line justification → $B = C = 0, D = E = 1$


fault propagation (func propagation
func justify)

⇒ u' sai 00011001 f_1 f_0

Ex :-Sol :-

A	B	C	D	E	F	G	Z_F	Z_g	Z_{2f}	Z_{2g}
0	X	0	0	1	0	1	1	0	1	0

$$\begin{array}{ccccccc} A & B & C & D & E & F & G \\ X & X & X & 0 & 1 & 0 & 1 \end{array} \quad \begin{array}{cc} Z_f & Z_g \\ 1 & 0 \end{array}$$


Ex :-

* controllability & testability observability measures

- Primary PIP controls easily and hardest to observed.
- Primary OIP easiest to observed and hardest to control.

Control.	S = 1 + 1	Observ.
PI " "		PI
PO		PO " "


- controllability is always 1 for Primary PIPs either O₆ or I₆.
- CCO \rightarrow combinational controllability " "
- CCI \rightarrow " " " " 10' (CCO, CCI)



$$Z_{CCO} = \min (a_{CCO}, b_{CCO}) + 1 \\ = 1 + 1 = 2$$

$$Z_{CCI} = a_{CCI} + b_{CCI} + 1 \\ = 3$$


* OR



$$\begin{aligned} Z_{CC0} &= acc_0 + bcc_0 + 1 \\ &= 3 \end{aligned}$$

$$\begin{aligned} Z_{CC1} &= \min(acc_1, bcc_1) + 1 \\ &= 1 + 1 = 2 \end{aligned}$$


* AND



$$Z_{CC0} = acc_1 + bcc_1 + 1 = 3$$

$$Z_{CC1} = 1 + 1 = 2$$


* NOR



$$Z_{CC0} = 1 + 1 = 2$$

$$Z_{CC1} = acc_0 + bcc_0 + 1 = 3$$

* XOR




$$Z_{CC0} = 1 + 1 = 2 \quad acc_0 + bcc_0 + 1 = 3$$

$$Z_{CC1} = 1 + 1 = 2 \quad 1 + 1 = 2$$

$$\min\{(acc_1 + bcc_1), (acc_0 + bcc_0)\} + 1$$

$$= 3$$


XNOR



$$Z_{\text{co}} = 1+1 = 3$$


$$Z(C) = 1+1+1 = 3$$

*
NOT



$$Z_{CC0} = 1 + 1 = 2$$

Exhibit



30-Aug


Faults

Nets
Sticks @ 0
" @ 1

Gate

transistor open (Pair of test vectors)
y short


Stuck - short fault :




When A PMOS stuck short
then $A = 1, B = 0$;

then high amount of
I_{DD} will flow.

Wired AND - wired OR






Bridge fault:



Here either $x \cdot y$ or $x \cdot z$
wired OR / AND

Here either $x \cdot y$ or $x \cdot z$

EX:



A	B	Z
0	0	1
0	1	z_01
1	0	z_10
1	1	1/0

(ii) - When $A = 0, B = 1$

R_{PA} and R_{mB} conducting so

$$z_{01} = \frac{R_{mB}}{R_{PA} + R_{mB}} \times V_{DD}$$

(iii) - When $A = 1, B = 0$

R_{mA} and R_{PB} conducting so

$$z_{10} = \frac{R_{mA}}{R_{mA} + R_{PB}} \times V_{DD}$$

for

(ii) When $R_{nB} \ll R_{PA} \Rightarrow z_{01} = '0'$
 $R_{nB} \gg R_{PA} \Rightarrow z_{01} = '1'$

for (iii) when $R_{nA} \gg R_{PB} \Rightarrow z_{10} = '1'$

$R_{nA} \ll R_{PB} \Rightarrow z_{10} = '0'$


A	B	Z			
0	0	1	1	1	1
0	1	0	1	0	1
1	0	0	1	1	0
1	1	0	0	0	0

NOR NAND

Test Pattern:

(A) - Exhaustive test pattern \rightarrow all possible input test patterns

(B) \rightarrow Pseudo exhaustive test pattern \rightarrow



LFSR

Linear Feedback Shift Register

FLAMINGO
Date _____
Page _____

- Partition the ckt into subckts.
- each subckt are tested exhaustively.


(C) Random test Pattern

Weighted Pseudo random

7-bit

5-bit

1 (High Prob. of getting 1)



LFSR

Pseudo
random

weighted

Pseudo random

1-Sep-

Pseudo random pattern register fault \rightarrow PRPR faults

for ex: if 8 input AND gates is there, if it's stuck at 0, then getting the O/P '1' all inputs are set to 1.

and for stuck at 1, to gen the O/P '0'
 $2^8 - 1 = 255 \rightarrow$ possible test vectors for getting O/P 0

We are planning for the test

(I) fault simulation: we give the ^{random} pattern, and how many fault can detect by this pattern → fault simulation

for ex: AND gate $A = 1, B = 1, \text{ OIP} = 1$
 it can detect $A @ 0$
 $B @ 0$
 $Z @ 0$

- if we reached to the max. code coverage, the stopped the process

(II) Deterministic test pattern gen

- using boolean difference
- not on the hardware
- list out all the faults and checks the test pattern
- Disadvantage: it's very time consuming


AT PG : Automated test Pattern gen

5 value Algebra: 0, 1, x, D, D bar

$$D \rightarrow 1/0$$

$$\bar{D} \rightarrow 0/1$$


Ex:



Sol:

A	B	C	F
0	1	1	1

→ test pattern


Ex9

(i) fault equivalent \Rightarrow collapse ratio = $\frac{18}{28}$


- 10 faults are removed by equivalency.

(ii) (on holability

(cc0;cc1)



Observability :



$$a_o = 1 + bca + 1 = 3$$

OIP observability is '1'