

# Combinational circuit


Page:

Date: 3-Feb


## Hazards &

Unwanted transition on the o/p  
HAZARDS


Static-0




Static-1



Dynamic




①



diff' propagation path, having diff' propagation delay  $\rightarrow$  due to that hazard will occur.  
as in example in 1 ns  $\rightarrow$  hazard will there  $\rightarrow$  we don't get right o/p ans.

- pos form


②



We are expecting static o/p is one but for a time we get o/p 0  $\rightarrow$  that's known as Static-1


- sop form

- S ③ flip to zero more than once → that's known as dynamic  
and after some time it's settled to 1




- SOP or POS form

⇒ Static-1:



- final eqn in the SOP form, for the static-1

• K-map



- two adjacent one, which are not in same pair

$$A\bar{B}C \quad ABC$$


transition of B is there (bcz it's going on two diff paths)

- for 1 ms, we are getting 0 at the O/P side → which causes the hazards.

	m7	m5
Analysis:	ABC(111)	ĀBC (101)
BC	1	0
AB'	0	1 (after some time at that time we get 0)
1	0	1

$BC > AB'$  → speed is faster in BC

Solution:



- We added one term that's  $\rightarrow AC$

A	B	C	F	Ā	B	C	F
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	1	0	1	1	1
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	1	1	1	1	0	0

without adding AC


with adding AC

$$F = AB' + BC$$


→ POS "static 0" HW

for static 0;


$$F = (A+B) \cdot (\bar{B}+C) \rightarrow \text{POS @ form}$$



- no Hazards will occur.



$$F' = (A+B) (\bar{B}+C) (A+C)$$



in SOP form:

$$F = abc + (\bar{a}\bar{c}) + \bar{a}c + a'd + cd$$

ab	cd	$\bar{c}d$	$\bar{c}d$	$\bar{c}d$	$a'd$
$\bar{a}\bar{b}$		1	1		$\bar{b}D$
ab		1	1		$c\bar{d}$
$\bar{a}b$		1	1		$a\bar{c}$
$\bar{a}\bar{b}$		1	1		abc

Page: \_\_\_\_\_ Date: 7 - feb 0

- three adjacent pairs

$$1) (13-15) \quad 1111 \rightarrow 1101$$

$$2) (15-9) \quad 1111 \rightarrow 0111$$

$$3) (12-14) \quad 1100 \rightarrow 1110$$

1) 1111 abc	1101 abcd	2) 1111 abcd	0111 abcd
ac	0	1	a'd
abc	1	0	abc

3) 1100 abcd	1110 abcd
a'c	1
abc	0

abc > a'c

Hazard will  
there

a'd > abc

Hazard will  
there


By adding  $B \cdot D$ , we remove the effect of Hazard of due to 1) & 2) and for 3) we added the term of  $AB$

	$C'$	$CD$	$C\bar{D}$	$\bar{C}D$	$\bar{C}\bar{D}$	
$A'B'C'D'$	1	0	0	0	0	$A+B+D$
$A'B'CD$	0	1	0	0	0	$F = (A+D) \cdot (\bar{A}+B+\bar{C})$
$A'BCD$	0	0	1	0	0	
$A'BCD'$	0	0	0	1	0	
$ABC'D'$	0	0	0	0	1	
$ABC'D$	0	0	0	0	0	

$$\begin{aligned}
 F &= abc + ac'd + a'cd + c'd \\
 &= (a+c')(a+b) + (d+a')(d+c') \\
 &= (a+c')(d+b)(a+d) + (d+a')(d+c') \\
 &= abc + (a+d)(a'+c') \\
 &= [abc + (a+d)] [abc + (a'+c')] \\
 &= [a+(a+d)][bc+(a+d)] * [a+(a'+c')] * \\
 &\quad [bc + (a'+c')] \\
 &= (a+d)(b+a+d)(c+a+d) * (a'+b+c') \\
 &= (a+d)(a'+b+c')(a+b+d)(a+c+d)
 \end{aligned}$$


	$0010$	$1010$
$A'BCD$	1	0
$A+D$	0	1

Example:



	$\bar{c}\bar{d}$	$cd$	$c\bar{d}$
$a'b$	1	1	1
$\bar{a}b$	1	0	0
$ab$	0	1	0
$a'b$	0	0	1


$$F = a \cdot b + b'c + c'd$$



### Dynamic hazard

Example:

find out whether it's static 1 or static 0 hazard.



in SOP form

	$bc'$	$b'c'$	$bc$	$b'c$
$a'$	1	1		
$a$			1	1
$b$				
$c$				

$$z = (a' + c') \cdot (ac' + bc) \\ = a'b'c + ac' +$$

No static '1'

in POS

$$z = (a^2 + c^2 + b) (a^2 + c^2 + b^2) (ac^2 + bc) \\ (a^2 + c^2) (ac^2 + b) (ac^2 + c)$$

$$= (a^2 + c^2) (a + b) (c^2 + b) (a + c) (c + c)$$

$$= (a^2 + c^2) (a + b) (a + c) (b + c^2)$$

	$b^2c^2$	$b^2c$	$b^2c^2$	$b^2c$
$a$	0	0	0	0
$a'$	0	0	0	0
$b$				
$c$				

No static '0' Hazard

here neither static-0 or static-1 hazard will occur.

Dynamic hazard: bcoz  $c$  is travelling through the diff' three paths. So may be hazard will occur.

Ex: for a given ckt, design hazard free ckt.  
 $F(a, b, c, d) = \Sigma m(1, 5, 7, 14, 15)$

Sol:

In SOP 8:  $cd' \quad c'd \quad cd \quad cd'$

$a'b'$	1		
$ab'$		1	1
$ab$			1
$ab'$			

$$f = a'c'd + a'b'd + bcd + abc$$

in POS:


0	0	0
0		0
0	0	0
0	0	0

$$f =$$

## Sequential Circuit

OIP depends on previous OIP and present input.  
flip flops:

① SR flip flop: (Set-Reset F/F)



Clock → control the CKT.

NAND → where there is no supply, then OIP = 1, initial state of NAND gate

latch → in latch when we change the iip, then it goes first into the initial state and then it changes the input and gives the output.

Flip-flop → by clock, we can change the inputs, we don't require the inputs goes to the initial state


charc table

S	R	Q	Q̄
0	0	memory	
0	1	0	1
1	0	1	0
1	1	invalid	

Excitation table

Clk (Ps)	Clk (Ns)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

② D-flip flop: (Data F/F)




charc table

D	Qn+1(OIP)
0	0
1	1

Exitation
Ps Ns D
0 0 0
0 1 1
1 0 0
1 1 1

delay - 5ns

③ J-K flip flop:



Why charc  $\rightarrow$  truth table

Page: \_\_\_\_\_  
Date: \_\_\_\_\_

propagation  
When  $J=K=1$ , then delay of F/F is lesser than  
then clock pulse width, then O/P continues  
changing (when triggering)  $\rightarrow$  that's known as  
"Race around condition".

- To remove that condition :-
- By providing clock width  $<$  delay
  - By using master-slave
  - By doing edge triggering

Characteristic table  $\rightarrow$  for all inputs, outputs are defined. It's tells about the characteristic of the flip flop.

Excitation table  $\rightarrow$  present and next state. We defined the inputs.

Char table

J	K	$Q_{t+1}$ (O/P)
0	0	(memory)
0	1	0
1	0	1
1	1	(t toggle)

Excitation table

$P_s$	$N_s$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Charc table

T	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$

Page: \_\_\_\_\_  
Date: 21-feb-00

$P_s$	$N_s$	T
0	0	0
0	1	1
1	0	1
1	1	0

Example:



$x'$	$D$	$J$	$A'$	$Q$	$J$	$K$	$Q(t+1)$
0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0
1	0	1	0	1	0	0	1
1	1	1	1	1	1	1	1

④

T-Flip Flop

J & K are shorted

Page: \_\_\_\_\_ Date: \_\_\_\_\_

**State Table:**

Sr. No.	PS	$x=0$		$x=1$		$O/P$
		A <sup>+</sup>	B <sup>+</sup>	A <sup>+</sup>	B <sup>+</sup>	
0	0	0	0	1	0	0
1	0	1	0	1	0	0
2	1	0	0	0	0	1
3	1	1	0	0	0	0
4	1	0	1	1	0	0
5	1	1	1	1	1	1

**State diagram:**

```

graph LR
    S00((00)) -- "010" --> S01((01))
    S00 -- "010" --> S11((11))
    S01 -- "010" --> S11
    S01 -- "010" --> S11p((11'))
    S11 -- "010" --> S01
    S11 -- "010" --> S11p
    S11p -- "010" --> S01
    S11p -- "010" --> S11
    S11p -- "010" --> S00
    
```

**State equations:**

$O/P$	$P_S$	$x$	$N_S$	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0	0	0	0	X	0
0	0	0	1	0	1	0	X
0	0	1	0	1	1	1	X
0	0	1	1	0	1	0	X
0	1	0	0	1	0	X	0
1	1	0	1	0	0	X	1
0	1	1	0	1	0	X	0
0	1	1	1	1	1	X	0

**Ex-outputs:**

$A$	$B$	$x$	$NS$	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0	0	0	0	X	0
0	1	0	1	0	1	0	X
1	0	1	0	1	1	1	X
1	1	1	1	0	0	X	1

$J_A = B\bar{x}$        $K_A = \bar{B}x$        $J_B = \bar{A}x$        $K_B = A\bar{x}$


**Q7 - 2-17**

Design sequential circuit using D-P1F state diagram is given.

```

graph LR
    S00((00)) -- "010" --> S01((01))
    S00 -- "010" --> S11((11))
    S01 -- "010" --> S11
    S01 -- "010" --> S11p((11'))
    S11 -- "010" --> S01
    S11 -- "010" --> S11p
    S11p -- "010" --> S01
    S11p -- "010" --> S11
    S11p -- "010" --> S00
    
```

S	PS	NS	O/P					
	A	B	x	A'	B'	Z	DA	DB
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	1
0	1	0	1	0	0	1	0	0
0	1	1	0	1	0	0	0	1
1	0	0	1	0	0	0	1	0
1	0	1	1	1	1	1	1	1
1	1	0	1	0	1	0	1	1
1	1	1	0	0	1	1	0	0



AB	x	AB	x
0 0	0	0 1	1
1 0	0	0 0	0
1 1	0	1 0	1

$$DA = Bx' + AB'$$

$$DB = A'x + B'x + ABx'$$

∴ state equation




$$DA = Bx' + AB'$$

$$DB = A'x + B'x + ABx'$$


$$Z = Ax$$

Page:	2	Date:	
AB	0 0	0 0	0 1


$$Z = Ax$$



finite state machine :- irrespective of how many states are used, the total no of states present is finite.



		PS				NS				0/P																									
		X=0	X=1	X=0	X=1	S0	S1	S0	S1	S0	S1	S0	S1																						
(00)	S0	S0 (00)	S1 (01)	0	0																														
(01)	S1	S0 (10)	S1 (01)	0	0																														
(10)	S0	S0 (00)	S1 (01)	0	1																														
(11)		X	X	X	X																														
A	B	$\Sigma$	$A + B$	$O(Pz)$	$D_D$	$D_B$																													
0	0	0	0	0	0	0	0	0	0	0	0	0	0																						
0	0	1	0	1	0	0	1	0	0	1	0	1	0																						
0	1	0	1	0	0	1	0	0	1	0	0	1	0																						
0	1	1	0	1	0	0	0	0	0	0	0	0	0																						
1	0	0	0	0	0	0	0	0	0	0	0	0	0																						
1	0	1	0	1	1	0	1	0	1	0	0	1	0																						
1	1	0	X	X	X	X	X	X	X	X	X	X	X																						
1	1	1	X	X	X	X	X	X	X	X	X	X	X																						
$DA = Bx'$		$DB = x$		$Ax = z$																															
Ex: Design a 1-bit serial adder using melay Fsm.		Moore																																	
So $\rightarrow$ stands for no carry S1 $\rightarrow$ " " carry																																			
00/0 01/1 10/1																																			
0011 0010 1110																																			
(0) S0 (1) S1																																			
00 NS 01 NS 10 NS 11 NS 00 01 10 11 01 01 10 10 10 01 10 01 11 01 10 00																																			
PS A B NS 01† 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 1 1 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 1 1 0 0 1 0 1 1 1 1 1 0																																			
1010 - Meley 1010 - Moore 101 - moore J. Path $\rightarrow$ diff code conversion Manchester to NRZ																																			



**for 1010:**

PS	x=0	x=1	O/P	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>				
A	B	C	$\alpha$	A <sup>+</sup>	B <sup>+</sup>	C <sup>+</sup>	O/P	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>
0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	0	0	1
0	0	1	0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0	0	0	1
0	1	0	0	0	0	0	0	0	0	0
0	1	0	1	0	1	1	0	0	1	1
0	1	1	0	1	0	0	0	1	0	0
0	1	1	1	0	0	1	0	0	0	1
1	0	0	0	0	0	0	0	1	0	0

Page: \_\_\_\_\_  
Date: \_\_\_\_\_

1	0	0	1	0	1	1	0	1
1	0	1	0	x	xx	x	x	xx
1	0	1	1	x	xx	.	.	.
1	1	0	0	x	xx	.	.	.
1	1	0	1	x	xx	.	.	.
1	1	1	0	x	xx	.	.	.
1	1	1	1	x	xx	.	.	.

Melay 1010

10 NS x = 1 DIP VEP x = 1

so so si o o

$s_1$   $s_2$   $s_1$   $s_2$

$s_2$        $s_0$        $s_3$


S3

				NS					
A	B	P/S	T/P	A+	B+	O/P	D/A	D/B	
0	0	0		0	0	0	0	0	
0	0	1		0	1	0	0	1	
0	1	0		1	0	0	1	0	
0	1	1		0	1	0	0	1	
1	0	0		0	0	0	0	0	
1	0	1		1	1	0	1	1	
1	1	0		1	0	1	1	0	
1	1	1		0	1	0	0	1	

Page: \_\_\_\_\_  
Date: 6-March,

### BCD - Excess3 Conversion:

0000? BCD To convert in XS-3 form add  
0011 to BCD no.



There is no possibility of taking  $i\bar{i} = 1$  in carry side as the i/p BCD no. would be illegal.

- assume LSB bit enters first.
  - 4th bit is detected, the circuit restarts, i.e., starts from  $S_0$ .

PS	$x=0$	$x=1$	O/P $x=0$	O/P $x=1$
S0	S1	S2	1	0
S1	S3	S4	1	0

$S_2$	$S_4$	$S_4$	0	1
$S_3$	$S_5$	$S_5$	0	1
$S_4$	$S_6$	$S_6$	1	0
$S_5$	$S_0$	$S_0$	0	1
$S_6$	$S_0$	X	1	X

- Rule 1: states that have same next state for given input should have adjacent assignment.
- Rule 2: States that are the next state of the same state should be given adjacent assignment.
- Rule 3: States that have same OIP for the given IIP should be given adjacent assignment.

#### State Assignment

Rule 1  $\rightarrow (3,4) (5,6) (1,2) \rightarrow$  look in column format in NS  
 Rule 2  $\rightarrow (1,2) (3,4) (5,6) \rightarrow$  Row format in NS  
 Rule 3  $\rightarrow (0,1,4,6) (2,3,5) \rightarrow$  look in column format in OIP  
 $x=0 \quad x=1$

$S_1$	$S_2$		$S_0$	$S_1$
$S_3$			$S_2$	
$S_4$			$S_3$	$S_5$
$S_5$	$S_6$		$S_4$	$S_6$

Rule - 1, 2

Rule - 3


Ex: A moore seq. ckt has IIP and 1 OIP when IIP seq. 011 occurs OIP becomes 1

and remains 1 until the seq. 011 occurs again. In which case the OIP returns to 0. The OIP then remains 0 until 4 011 occurs 3rd time and this goes on.

Sol 8


Ex:- A seq. ckt has 1 IIP 2 OIP. OIP  $Z_1 = 1$  occurs everytime the IIP seq. 010 is completed provided that the seq. 100 has never occurred.  $Z_2 = 1$  occurs everytime the IIP seq. 100 is completed. Note that  $Z_2 = 1$  OIP has occurred then  $Z_1 = 1$  can never occur but not vice-versa is true. Design mealy state diagram.

Sol 8



$$Z_1 = 1 \rightarrow 010$$

$$Z_2 = 1 \rightarrow 100$$



Example: A sym. ckt. having 4 i/p and 1 o/p  
 output 1 and remains 1. There after  
 atleast once 1 and three 0 has occurs  
 regardless the order of occurrence. for this problem  
 design moore state diagram

S010

0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0