


- invention of RISC → ARPA's VLSI project
↳ Advanced research Proj Agency
- ARM → Acorn RISC machine
- low power and Performance is good.
- RISC:
 - fixed and same length of instruction.
 - Pipeline
 - reduces the instructions
 - large general purpose register
 - load / store

ARM: ARM Processor has been specially designed to be small to reduce power consumption and extended battery operations.

- it's provides higher coding density
- ARM core is not a pure RISC; because of its primary application - the embedded SIs.
- Price sensitive

ARM nomenclature:



2022-2029 19A

Cortex-A, M, R

↓
Application

Microcontroller

Real time

- Cache tightly coupled \rightarrow SRAM
- for particular Application \rightarrow memory addrs are fixed (as 0 to 4 if required)

Barrel Shifter

- at time reduce wait time

1 2 4 8

shift

diff ways to attach the data \rightarrow add mode

Registers


R0 - R15 \rightarrow 16 registers (32-bit)

general purpose
R0-R12 \rightarrow user mode, interrupt, SIS mode

R13 \rightarrow stack pointerR14 \rightarrow link Reg.R15 \rightarrow Prog. counter

- CPSR
(current prog. status ~~Register~~ Register)
- Thumb mode
- Additional register (SPSR) → (special prog status ^{Reg.} Reg.)
- SPSR and cond in 32-bit register both
are updated by using 'S'
adds

ARM Data flow




Barrel shifter → shift Right / left all types
of shifting operation is done
by barrel shifter.

Types of Instructions

(A) Data Processing Instr

- Register movement
- ALU
- Bit wise
- Comparison



31	28	25	24	21	19	16	14
cond	00	#	opcode	S	Rn	Rd	operand2

↳ 4-bit Flag (nzcv)

- Max. Shift is 8-bit can be used.

Setting condition code:


- All DPI can affect the condition codes

ADDS ,

↳ to update the conditions on flag in


Assembly prog. / language.

- CPSR



\Rightarrow
BVRIS

8 - Augo



AHB & APB interface \rightarrow using AHB APB Bridge

ARM7 TDMI

- Version 4

- Thumb


- Debug (on chip)

TDMI

- enhance multiply (DSP etc)
- Embedded ICE hardware
- Von - neumann arch.
- 32 bit data bus
- words - 4 byte
- Half word - 2 byte
- Data size - byte, word, half etc

- RISC /
- load & store arch. in memory
 - R, I, J fixed length instruction format
 - Opcode (destination, source 1, source 2)
 - inline barrel shifter
 - variable cycle instruction.

Instruction fetch
cycle :



ALU & other operation based on inst, HA
destination etc.

- ARM supports both little endian and big endian memory format.
- 0-15 mem. registers

Modes in CPSR

①

User Mode

R13 — Stack Pointer

R14 — Link register

(like return add store in
R15)

for jump or branch instr

RIS → Prog. counter

CPSR → current prog. status Register

② Interrupt Request mode (IRQ)

R13, R14 & SPSR (save prog. status reg.)

③ FIQ (fast interrupt Request) mode

R8 - 14, SPSR (0-12) data, allows faster data tx than normal.
(for internal bus channel)

④ Undefined mode (not in predefined form)

R13 - 14, SPSR

⑤ Abort mode

R13 - 14, SPSR

- instruction fetch Abort

fetch data

bcoz address

not current

- Data

not Proper

add' of

data memory

⑥ (SVC) System mode - R13, 14 & SPSR

abnormal behaviours or first configuration

R0 - R7 → general Purpose

⑦ Supervisor mode

* CPSR:

all one 8 bit

1 flags → status → extension → control

N Z V

IFT Mode

IR → interrupt mode fast

I → 0 normal interrupt mode is enable
 1 not enabled

F → 1 → disable

0 → enable

T → Thumb mode (1-bit instruction)

0 → enable

1 → disable

Mode → processor mode

SPSR → same arch as CPSR

Priorities *

Exceptions:

- ① Reset (supervision mode)
- ② Software interrupt (" ")
- ③ IRQ { interrupt mode}
- ④ FIQ
- ⑤ Data abort (abort mode)
- ⑥ Undefined instr
- ⑦ Prefetch abort (abort mode)

fixed add & stmd in IUT.

Atom Condition codes

Opcode

[31:28]

0000

Eq

equal

0001

NE

not equal

CS

Carry set

CC

Carry clear

- Register Movement operations:

- MOV r_0, r_1 // $r_0 = r_1$
- MOVN r_0, r_1
 not equal
- SUB r_0, r_1, r_2 $r_0 = r_1 - r_2$
- RSB (reverse subtraction)

- Bit wise

EOR \rightarrow ex-orBIC \rightarrow $r_0 = r_1 \text{ and } (\text{not})r_2$

- Comparison

- CMP r_1, r_2 flags set as a set of $r_1 - r_2$
(compare) $r_1 = r_2$; zero flag

 $r_1 > r_2$; $r_1 < r_2$;

- CMN r_1, r_2 $r_1 + r_2 \rightarrow$ flag set

- TST r_1, r_2 flag set as a result of
 r_1 and r_2 (bit wise)

- TEQ r_1, r_2 $r_1 \oplus r_2$

- immediate operands

Add $r_3, r_3, \#1$; $r_3 = r_3 + 1$

#&FF

max. (4 bit $2^4 = 16$)

- shift register Operands

ADD R13, R12, R11, LSL #3

y

logical shift left

$$R13 = R12 + (R11 * 8)$$

By shifting left by 3

- Second operand must goes into the barrel shifter
LSL - logical shift left RRX

LSR - " Right (rotate)

ASL - Arithmetic " left

ASR - " " Right

ROR → Rotate Right (used for swapping)

- LSL & ASL are same bcoz we are 0 extended into the LSB

- LSR → 0 extended into the MSB

- ASR → MSB is same (bcoz of sign bit)

Multiplication:

MUL R14, R13, R12

- { immediate second operand not supported
- result register is not same as the first source

MULA R14, R13, R12, R11 multiplying accumulation

$$R14 = (R13 * R12) + R11$$

$$\text{Ex 8- } R_0 = R_1 + (R_1 \times 4)$$

add $R_0, R_1, R_1, \text{LSL } \# 2$

$$\text{Ex 9- } R_2 = R_3 * 119$$

$$= R_3 * 19 * 7$$

$$= R_3 * (16+1) * (8-1)$$

Add $R_2, R_3, R_3, \text{LSL } \# 4$

Add $R_2, R_2, R_2, \text{LSL } \# 3$

→ Second operand is immediate value, that will have to convert as example.

- MULL which gives Rd Hi, $Rd Lo = Rm * Rs$

- MUAD

(When Rm is 32 bit
Rs)

22-Bitgo

Branch Instructions:

Branch → B

Branch with link → BL

conditional Branch: (conditional jump in 8086)

B same as jump → Unconditional

BEQ → equal (Check zero flag)

BLO → Unsigned comp. gave lower

BLS →

load store instruction

three types of load-store inst:

- 1) single register transfer
- 2) Multiple "
- 3) swap

supported (data type) → 8 bit or 16 or 32

- LDR → load word into a register
- STR → store word from " "

addressing mode:

(i) - pre indexing

LDR $r10, [r11, \#4]$

$r11$ is not change

$$r10 = \text{mem}[r11 + 4]$$

$$r11 = r11$$

(ii) - Post indexing

LDR $r10, [r11, \#4]$

$$r10 = \text{mem}[r11]$$

$$r11 = r11 + 4$$

(iii) - Auto indexing (Preindex & write back)

LDR $r10, [r11, \#4]!$

$$r10 = \text{mem}[r11 + 4]$$

$$r11 = r11 + 4$$

By using Post indexing complexity is less
and code length is lesser. So we are using
this in ARM. But we can't used
this in RISC or 8086.

- Multiple register transfer

- LDM IA $r_1, \{r_0, r_2, r_5\}$

\swarrow load
multiple

\downarrow \hookrightarrow After
increment

$$r_0 = \text{mem}[r_1]$$

$$r_2 = \text{mem}[r_1 + 4]$$

$$r_5 = \text{mem}[r_1 + 8]$$

- LDM DA $r_1, \{r_0 - r_{11}\}$

\swarrow load
multiple

\downarrow \hookrightarrow after

Decrement

$$r_0 = \text{mem}[r_1]$$

$$r_1 = \text{mem}[r_1 + 4]$$

$$r_5 = \text{mem}[r_1 - 8]$$

Registers which are defined ~~only~~ for User mode
they are only used.

- loading "constant"

- directly it's not possible
- LDR Rd \rightarrow is the pseudo for ARM
- literal Pool \rightarrow constant data area in the embedded SIS

Software interrupt instruction (SWI)

• SWI

$lr_svc = \text{addr of instr following the swi}$

\swarrow $SPSR_SVC = CPSR$

SIS
 $mode$ $PC = \text{vectors} + 0x8$

$CPSR mode = SVC$

$CPSR I = 1$ (mask IRQ interrupts)

- MRS ~~register~~ instruction } To store the
(COPP. to MRS) MSR " CPSR and SPSR
values in another register

{ - CDP → coprocessor data processing
CDP, MRS, MSR
LDC STC

Coprocessor

Instructions

ARM VSE Extension

CLZ → count leading zero

CLZ r_0, r_1

$r_1 = 0b\ 00000000000000000000000000000000_{10}$

↑
fill MSB → count no. of zeros included MSB

$r_0 = \underline{\quad}$ (no of zeros)

ADDS → saturated arithmetic

ADDS r_0, r_1, r_2

Negative flag active → overflow flag is not active → Q is active

Q ADD → saturation is active

QADD

$$RD = Rn + Rd$$

Q DADD

$$RD = Rn + (Rd + 2)$$

SMLATB → signed multiply with accumulate to byte

SMLATB 90, 91, 92, 93

91 = 0b 8000 0001

92 = 0b 0000 0000

93 = 0b 0000 0004

91 → upper 4, 92 → lower

$$90 = \begin{cases} 8 \times 1 \rightarrow 8 \\ 8 + 4 = 12 \end{cases}$$

90 = 0b 0000 0012

if $\{a == b \& \& c == d\}$

CMP

CMP 90, #5

BEQ bypass


ADDNE 90, 91, 92
SUBNE 90, 91, 92

down
side

By using ARM, Branch inst^r can be replaced → so code density ↑
dependency is also removed so we can say that performance ↑

Thumb instr set~~1000 000 8 30 = 1R~~

- High code density
- ~~10000000 00 = 81R~~



- code density uses
- we required 2 byte ($b=0$) ~~as we required 4 byte~~
for per inst in
memory


- MSR and MRS are not valid in thumb instructions.
- 8 bit ~~range~~ -256 to +255 → after condition statement is satisfied.
- Offset limit of immediate value is 5 bit in load / store instr.
- LDMIA → only allowed in thumb
- PUSH, POP → are atleast possible in thumb
- r0 to r9 → access in thumb
- CMP and move can only used the r0 to r13.
- thumb mode don't support the coprocessor

Real Time Operating System

Embedded

- Working with the time constraint
- Real time embedded S/S example →
 - Mobile telephone (control the brightness, take a pic, play a song etc.)
- Quantitative notation of time
 - ↳ chemical plant
(temp is very crucial)
 - ↳ nuclear plant
- Qualitative notation of time
 - ↳ Rain (if rain is there)
 - ↳ Library
- Real time means times as prescribed by external sources. its quantitative notation of time
- Application
 - chemical Plant control
 - Automatic Car Assembly Plant
 - Supervisory control and data acquisition
 - Laser Printer - peripherals equipment
(non critical S/S)
 - Multi fuel injection S/S - Automobiles
Point

Basic Model of RTES :



charc of RTES:

- (I) - Time Constraints → "deadline" (task scheduling)
- (II) - New correctness criteria
 - Not only logical correctness but also in time
- (III) - embedded
- (IV) - safety - criticality
 - safe sis does not cause any damage even when it fails.
 - Safety and reliability are together
- (V) - Concurrency
- (VI) - Distributed and feedback structure
- (VII) - Task criticality
 - measure by the cost of failure of a work.
- (VIII) - custom hardware
- (IX) - reactive
- (X) - stability
- (XI) - Exception handling

How to achieve Reliability?

- error avoidance
- error detection and removal
- fault tolerance

Built-in
in self test (BIST)

Triple modular
redundancy (TMR)

Software fault tolerance

N-version

programming

- statistical correlation
of failure



Recovery

- try blocks
are used

check point

and rollback

recovery

Types of Real time tasks

- (I) Hard RTT
- (II) Software RTT (it has time bound)
- (III) Non-real time task (task is not associated with time)
- (IV) firm real time task

Timing Constraints

→ Event in real time

Stimulus (environment)

→ Response (response event of an environment)

(Chp-10)

Classification timing constraints

Performance
(response of SIS)

(RTS)

probabilistic

Behavioral

imposed on stimuli
generated by environment

(i) Delay constraints : $t(e_1) - t(e_2) \geq d$

(ii) Deadline : $t(e_2) - t(e_1) \leq d$

(iii) Duration constraints :

min and max


average time delay is acceptable.

Why OS required for embedded SIS ?

- Draw back of Super Loop (infinite loop)

embedded OS

- Assign the priority to task
- Dynamically change the priority of task
- Schedule the execution of task based on priorities
- Switch the execution



operating SIS

architecture

Kernel :

(20) Kernel →

(2018) 2/2 2018 2018

process management:

- managing Process
- setting up memory space for process

→ Worst (required 10mb, we gives 10mb)
 → Best

- Scheduling and managing

- primary management unit
 - volatile memory (RAM)
 - memory management unit (MMU)

Kernel

Monolithic Kernel Microkernel