

Introduction of Embedded System

System : which components are required, how they worked, in which environmental conditions they works and gives the desired output.

embedded SIS : which performs the specific function as per the desire requirement

- perform specific task
- it does not need secondary memory as in a computer.
- Power saving, the software of the ES is pre-programmed

Classification : logic and not changed by user

- ① Based on Generation (DSP)
(comp) first, second, third, forth gen*
- ② Based on complexity & Performance requirement
Small scale
Medium
Large / sophisticated
- ③ Based on deterministic behaviour
- ④ Based on triggering - event triggered
time triggered

Applications :

- Digital imaging
- Networking
- Digital TV
- Control & Measurements
- embedded in wireless

Embedded SIS components :

- general purpose processor (GPP, SPP, ASSP, APUs, COTS)
- hardware (Timer, interrupt controller, I/O Devices, Memory, Ports)
- Software Program
- operating SIS (RTOS)

Classification

(I) Small Scale

- Single 8 bit or 16 bit microcontroller
- need to limit power dissipation
- 8051 e.g.

(II) Medium scale

- single or few 16 or 32 bit microcontrollers
- RISC
- Hardware & Software complexity.

(III) Sophisticated

- vast soft & hardware complexity
- Scalable processor or configurable processor and programmable logic arrays.
- we don't scaled down the size of processor
we only scale down the func of u.

Components :

(A) Processor :

GPP :- device suitable for the variety of applications.
• general data path

Technologies :-

- ① Processor Technology
- ② IC "
- ③ Design "

① Processor :-

- Processor does not have to programmable
- it's not general purpose, Application specific but its single purpose processor.
- GPP (General Purpose Processor)
 - Program memory
 - Data Path (Register File and general ALU)
 - Data memory
- SPP (Single Purpose Processor)
 - may or may not be programmable
 - Size & Power is less
 - contain only components which required to execute a single program.
- Application - specific Processor (ASP)
 - prog. memory
 - optimized data Path
 - special func units
 - ex: FPGA (Prog. for ALU and comb on FPGA).

- custom ALU

(ALU generated for particular application)

② IC technology :

- 12 to 15 layers
- gate level
- full custom, semi custom and PLD

③ Design technology :

Synthesis, IP, Verification, testing.


ARM PROCESSOR

- invention of RISC → ARPA's VLSI Project
 - ↳ Advanced research Proj Area
- ARM → Acorn RISC machine
- low power and performance is good.
- RISC:
 - fixed and same length of instructions.
 - Pipelining
 - reduces the instructions
 - large general purpose register
 - load / store

ARM: ARM Processor has been specially designed to be small to reduce power consumption and extend battery operations.


- it's provides higher coding density
- ARM core is not a pure RISC; because of its primary application - the embedded SIs.

ARM nomenclature:



CPSR →

SWI → software interrupt



- Cache
 - tightly coupled
- SRAM
- Memory
- For particular Applications → memory
addr are fixed (as 0 to 4 if required)

Barrel shifter

- time reduce

1 []

2 []

4 []

8 []

shift

diff ways to attach the data → add mode

Registers

R0 - R15 → 16 registers (32-bit)

R0-R12 → user mode, interrupt, SIS mode

R13 → stack pointer

R14 → link

R15 → Prog. counter

- CPSR

(current prog. status Register)

- Thumb mode


- Additional registe^s (SPSR) → (special program status Reg.)

- SPSR and cond in 32-bit register both
are updated by using 'S'
adds

ARM - Data flow

Data

[signed extend]




Reg File → RD

Rm ↓ Rm

(Branch)

Rn ↓



ALU


↓ Rd

~~Barrel shifter~~ → Shift Right / left all types of shifting operation is done by barrel shifter.

Types of Instructions

(A) Data Processing Instr

- Register movement
- ALU
- Bit wise
- Comparison



31	28	25	24	21	19	16	14
cond	00	#	Opcode	5	Rn	Rd	Opand2

↳ 4-bit Flag (nzcv)

- Max. shift is 8-bit can be used.

Setting condition code:


- All DPL can affect the condition codes

ADDS .

↳ to upload the conditions on flag in


Assembly prog. / language.

- CPSR



⇒
Burst

8 - Augo



AHB & APB interface → using AHB APB Bridge

ARM7 TDMI

- Version 4


- Thumb

- Debug (on chip)

TDMI

- enhance multiply (DSP etc)
- Embedded ICE hardware
- Von - neumann arch.
 - 32 bit data bus
 - words - 4 byte
 - Half word - 2 byte
 - Data size - byte, word, half etc

- RISC
- load & store arch. in memory
 - R, I, J fixed length instruction format
 - opcode (destination, source 1, source 2)
 - inline barrel shifter
 - variable cycle instruction.



ALU & other operations based on instr,
destination etc.

- ARM supports both little endian and big endian memory format.
- o - 15 mem. registers

Modes:

①

User Mode

R13 — Stack Pointer

R14 — Link register

(like return add stored in
R15)

for jump or branch instr

R15 → Prog. counter

CPSR → current prog. status Register

② Interrupt Request mode (IRQ)

R13, R14 & SPSR (save prog. status reg.)

③ FIQ (fast interrupt Request) mode

R8 - 14, SPSR (0-12) data, allows faster data tx than normal.

(for internal bus channel)

④ Undefined mode (not in predefined format)

R13 - 14, SPSR

⑤ Abort mode

R13 - 14, SPSR

- instruction fetch Abort
fetch data
bcoz address
not current


- Data
not proper
add' of
data memory

⑥ ISVC) System mode - R13, 14 & SPSR

abnormal behaviour or first configuration

R0 - R7 → general Purpose

* CPSR :



IR → interrupt mode

I → 0 normal interrupt mode is enabled
 1 not enabled

F → 1 → disable

0 → enable

T → thumb mode (1-bit) ^{bit 11} konstruktion

0 → enable

1 → disable

Mode → processor mode

SPSR → same arch. as CPSR

Exceptions:

- ① Reset (supervision mode)
- ② Software interrupt (" ")
- ④ IRQ } interrupt mode
- ③ Fiq
- ⑧ Data abort (abort mode)
- ⑦ Undefined instr
- ⑤ Prefetch abort (abort mode)

fixed address stored in IUT.

Arm Condition codes

Opcode

[31:28]

0000

EQ

equal

0001

NE

not equal

CS

Carry set

CC

Carry clear

- Register Movement operations:

- MOV g_0, g_2 $g_0 = g_2$

- MNVN g_0, g_2 $g_0 = \neg g_2$

- SUB g_0, g_1, g_2 $g_0 = g_1 - g_2$

- RSB (reverse subtraction)

- Bit wise

EOR → ex-or

BIC → and $g_0 = g_1 \text{ and } (\neg)g_2$

- Comparison

- CMP g_1, g_2 flags set as a result of $g_1 - g_2$

- (compare) $g_1 = g_2$; zero flag

- $g_1 > g_2$;

- $g_1 < g_2$;

- CMN g_1, g_2 $g_1 + g_2 \rightarrow$ flag set

- TST g_1, g_2 flag set as a result of g_1 and g_2 (bit wise)

- TEQ g_1, g_2 $g_1 \text{ XOR } g_2$

- Immediate Operands

Add $g_3, g_3, \#1$; $g_3 = g_3 + 1$

#&FF

Max. (4 bit $2^4 = 16$)

- shift register Operands

ADD R13, R12, R11, LSL #3

y

logical shift left

$$; \quad R13 = R12 + (R11 * 8)$$

By shifting left by 3

- Second operand must goes into the barrel shifter

LSL - logical shift left RRX

LSR - " Right (rotate)

ASL - Arithmetic " left

ASR - " Right

ROR - Rotate Right (used for swapping)

- LSL & ASL are same bcoz we are 0 extended into the LSB

- LSR \rightarrow 0 extended into the MSB

ASR \rightarrow MSB is same (bcoz of sign bit)

Multiplication

MUL R14, R13, R12

{

- immediate second operand not supported

- result register is not same as the first source

MULA R14, R13, R12, R11

multiplying accumulation

$$R14 = (R13 * R12) + R11$$

$$\text{Ex 8- } R_0 = R_1 + (R_1 \times 4)$$

add $R_0, R_1, R_1, \text{LSL } \# 2$

$$\text{Ex 9- } R_2 = R_3 * 119$$

$$= R_3 * 19 * 7$$

$$= R_3 * (10+1) * (8-1)$$

Add $R_2, R_2, R_3, \text{LSL } \# 4$

$$R_3 \quad R_3 \times 2^4$$

Add $R_2, R_2, R_2, \text{LSL } \# 3$

$$R_2 = R_3 (1+16)$$

→ Second operand is immediate value, that will have to convert as example.

• MULL which gives $Rd Hi, Rd Lo = Rm * Rs$

• MUAD

(when $Rm \{ 32 \text{bit}$
 $Rs \}$