

- Levels of Abstraction

Requirement

↓
Specification

↓
Behavioural Description

↓
RTL (register transfer level)

↓
Gate level

↓
Transistor level

↓
Physical level design

↓
Fabrication

- Rule of 10

- Verification → checks the design

Validation → rigorous testing.

functionality testing.
time consuming

Diagnosis → what is the fault? is found.

Device characterization → how can be corrected.

Failure mode analysis.

Detection

Burn-in / Stress test

Acceptance / Incoming

- Verification done on behavioural description.
 Synthesis —
 - conversion from behavioural description to RTL
 - conversion from one level to other.

Gate level Netlist — Gate delays are verified
 Transistor level — delays in interconnects, i.e., in propagation of data is verified

- Fabrication / Manufacturability —
 - fabrication of small paths is possible or not
 - Design Rule is checked whether manufacturing is possible with present machines. → done after Physical layout is made.

- Verification of millions of transistors — possible only by software but if few transistors are present then verification can be done manually.

- How errors can be removed
- (i) Automation → used only when repetitive designs
 - (ii) Poka - Yoke are used. ⇒ not used.
 - (iii) Redundancy

- Verification Methods.

Functional

Formal

~~Integrated~~ Semiformal

- Functional Verification Approach
 - Black box → mostly used now-a-days.
 - white box
 - Grey box

17+ Test Bench code components → I/P generator
O/P " comparator

17. → Limitation of Functional Verification
- Synchronous design — clock present bcoz of which clock reaches each module with some delay ⇒ causes misinterpretations.
 - Clock Tree Synthesis (CTS) — used to remove — causes changes in RTL design.
 - Formal Verification. → Mathematical Checking of design.

Static power — due to leakage current

Dynamic power — causes during transition from 1 to 0.

- Clock gating circuitry — used to reduce power
 - done by making a path in sleep mode by adding AND gates with some signal to turn a path ON.
 - functionality of circuit does not change.
- Critical path → present only in combinational ckt
 - path having maximum delay.
- In sequential path — present only if "delay > clock period"

- Adding test design in ckt (Design for test) — used for verification — causes less time to verify a design by verification engineers
- an extra circuit is added for testing
- Area $\uparrow \Rightarrow$ Speed \uparrow , Power $\downarrow \leftarrow$ flattening (area \uparrow)


VERIFICATION TOOLS.

- (1) Linting. — Syntax and logical (till some extent) is checked
- (2) Simulator —
 - virtual environmental for system
 - functional, timing simulation
 - will just provide ops — won't check them
 - ops are calculated by creating mathematical model of design and stored in a log file

Can't be exhaustive to non-trivial designs — means all the input combination for n ips cannot be done if n is very large.

RTL SIMULATORS

- Event-based Regression. — no. of calculations for a certain op is high.



- require many iterations
- time consuming

faster

catches small glitches in seq., combination, sync. etc.

- cycle-driven. — based on clock's edge — as o/p changes only when clock edge occurs and at that time 1/ps change.
- faster
- less memory usage.
- setup & hold time violations are checked
- co-simulator — work on all platforms
- waveform viewer. → part of simulator.

Q17.

Coverage

- 100 lines of code & 70 of them are executed then coverage = 70%. this is 'Code Coverage'.
- 'Functional coverage' — provides the coverage of how many functions are covered or how many if combinations have been covered.
- Functional coverage is more important.
- code coverage — completeness. — sometimes all lines are not needed. That would cause generation of unnecessary h/w and simulation time.
- functional " — correctness. So if code coverage is checked. ← & memory.
- code coverage provides just the path'
- both coverage go hand-in-hand
- code coverage provides —
 - (1) which if should be given next
 - (2) which lines to be removed
 - (3) which lines are to be optimized.

Profiling

Profiling — perfect code to ↓ simulation time.

- Types of code coverage

 - (1) Statement / line coverage
 - (2) Block coverage
 - (3) Branch / decision
 - (4) Condition / Expression
 - (5) Toggle
 - (6) State / FSM

Bug Tracking System (BTS) Regression & Revision Tool. Hardware Modeler

242

① Design for Verification (DFV)

- verification methodology
 - Addition of extra code for verification like addition of display, counter, adder, etc.
 - Code for verification — should be mentioned to not be present in hardware synthesis

synthesis of

code for verify.

synthesis on

added in code
so that h/w not
developed -

② Verification of a reusable design

- 1P cores

L2 intellectual property

③ Verification Reuse


RVM (Reusable Verification Methodology)

Generic code → Not synthesised

- off-line testing → testing of design done when it is removed
- on-line " → from actual usage place
normal function & testing done simultaneously

26/7

- Verification → checks the functionality before fab.
- Test plan → designs ckt for testing chip after fabrication. — reduces actual test time.
 - does not come in time of time-to-market as done before fab (during specification simultaneously Test is developed)
- Test application → done after fab. using CRO, probes, etc.
- Netlist, schematic, layout → test developed depending upon design in these.



- DFT →
 - physical H/W adding in IC
 - not req. for functionality
 - Reduces test efforts
 - Extra area, power consumption, man-power, delay
- Built-in Self Test (BIST) → almost same as DFT.
- Effective testing

- Component testing is done in 2 ways.
 - Functional testing
 - Structural testing
(Schematic, Layout size - transistor size, and all).
- Functional verification
 - ↓
 - RTL, layout → Formal verification takes place after every stage.
- After fab → If any problem occurs then structural testing takes place^{1st} as functionality was fine

ATE → automatic test equipment.

- Functional test
 - Black box
 - more time
- Structural test
 - White box
 - less time

- Verification → test development

1st slot fabricated is validated rigorously

Then it is tested on mass fabrication

- Defect — not done properly at physical layer.
eg:- doping n⁺ for certain time, temp.

Fault — defect in form of logical manner.

eg:- functionality of gate will be wrong.

OP comes to be wrong. ~~due to~~ due to extra connection

and all).

after

structural
onality

Error — op is wrong.


- Testing → purpose is not to repair the defect just says whether we can use or not.
- Diagnosis → tries to repair the defect

31/7.

Error — can be detected by some i/p combinations
Not all i/p comb" will give us wrong op.

- Faults. $\begin{array}{c} \text{in } \\ \text{T gates} \\ \text{interconnects.} \end{array}$

- $k = 2 \rightarrow 2$ faults $\begin{array}{c} \text{stuck at 1} \\ \text{stuck at 0.} \end{array}$



$$n \rightarrow \text{no. of wires/ports.} = 3.$$

$$\text{no. of multiple faults} = (k+1)^n - 1$$

$$= (2+1)^3 - 1$$

$$= 3^3 - 1 = 26$$

$\begin{cases} \text{ss} \\ \text{a} \\ \text{b} \end{cases}$ <small>single stuck at faults</small>	$\begin{cases} \text{s-a-0.} \\ \text{s-a-1} \\ \text{s-b-0} \\ \text{s-b-1} \end{cases}$	$\begin{cases} \text{z-s-a-0} \\ \text{z-s-a-1.} \end{cases}$	$\left\{ \begin{array}{l} \text{1 fault at a time.} \\ \text{can also be written at b0. some goes with others} \end{array} \right.$


$\begin{cases} \text{msa} \\ \text{multiple stuck at faults.} \end{cases}$	$\begin{cases} \text{a-sao} \\ \text{a-sal} \end{cases}$	$\begin{cases} \text{b-sao} \\ \text{b-sal} \end{cases}$	$\left\{ \begin{array}{l} \text{2 fault at a time.} \\ \text{can also be written at b0. some goes with others} \end{array} \right.$

$\begin{cases} \text{asa} \\ \text{multiple stuck at faults.} \end{cases}$	$\begin{cases} \text{a-sao} \\ \text{a-sal} \end{cases}$	$\begin{cases} \text{b-sao} \\ \text{b-sal} \end{cases}$	$\left\{ \begin{array}{l} \text{3 fault at a time} \end{array} \right.$

Assume - 1 fault at a time
No bridge faults.

No. of faults checked = ~~2ⁿ~~ (ideal)
 $2 \times n$ (k * n)

2/8



$z_g \rightarrow$ golden op (ideal op)
 $z_f \rightarrow$ faulty op.

$$z_g = ab.$$

If $z_g = 0$ then for given test vector $z_f = 1$
 $z_g = 1$ " $z_f = 0$.

$$z_g + z_f = 1$$

$$ab + 1 \cdot b = 1$$

$$(ab)' b' + (ab)' b = 1$$

$$0 + (a' + b') b = 1$$

$$a'b = 1$$

$$\Rightarrow a=0 \quad b=1. \Rightarrow \text{test vector} = 01.$$

test vectors.


-	a1	01
-	a0	11
-	b1	10
-	b0	11
-	z1	00, 01, 10
-	z0	11

$$\begin{aligned}\{a_0, b_0\} &= z_0 \\ \{a_0, b_1\} &= z_0 \\ \{a_1, b_0\} &= z_0 \\ \{a_1, b_1\} &= z_1\end{aligned}$$

all these msa can

be removed as they
get covered in
ssa test vectors.

$\Rightarrow 95-98\%$ of msa is covered in ssa



$$z_g \oplus z_f = 1$$

$$(ab+c) \oplus (a'+c) = 1$$

$$(ab+c) \oplus 1 = 1$$

$$(ab+c)'1 + (ab+c) \cdot 0 = 1$$

$$(ab')c' = 1$$


$$(a'+b)c' = 1$$

$$dc' + bc' = 1$$

$$a'c'(b+b') + b'c'(a+a') = 1$$

$$a'b'c' + a'b'c' + abc' + a'b'c' = 1$$

and 0010, 0100, 0100, 0000, 0000, 1000.



$$z_g = (b(x_2+x_3)x_1 + x_1'x_4) = 1$$

$$z_f = 1 \cdot 1 + 1 \cdot x_4 = 1 + x_4 = 1$$

$$1 = (b') \oplus ((b') \cdot (d))$$

$$z_g \oplus z_f = 1$$

$$[(x_2 + x_3)x_1 + x_1'x_4] \oplus 1 = 1$$

$$\{(x_2 + x_3)x_1 + x_1'x_4\}' + \{ \quad \}' = 1$$

$$\{(x_2 + x_3)x_1\}' \{x_1'x_4\}' = 1$$

$$\{(x_2 + x_3)' + x_1'\} \{x_1 + x_4\}' = 1$$

$$(x_2'x_3' + x_1') (x_1 + x_4) = 1$$

$$x_1 x_2' x_3' + x_2' x_3' x_4 + 0 + x_1' x_4' = 1$$

100X

X000

DXD0

1000.

1000

0000

1001.

0000

0010

1000.

0000

0100


0100.

0010

0110

Test vector $\rightarrow 0000, 1000, 1001, 0010, 0100, 0110$.

e.g.



$$z_g = [(ab)(c'd)]'$$

$$z_f = [1 \cdot (c'd)]' = (c'd)'$$

$$z_g \oplus z_f = 1$$

$$[(ab)(c'd)]' \oplus (c'd)' = 1$$

$$\begin{aligned}
 & [(ab)' + (c'd)''] \oplus (c'd)' = 1 \\
 & [(ab)' + (c'd)'] cd + [(ab')' + (c'd)']' (c'd)' = 1 \\
 & (ab)' c'd + (ab')' (c'd) \cdot (c'd)' = 1 \\
 & (ab)' c'd = 1
 \end{aligned}$$

$$\begin{aligned}
 & (a' + b') c'd = 1 \\
 & a'c'd + b'c'd = 1
 \end{aligned}$$

$$a'c'd = 1$$

$$0 \times 0 1$$

$$0 \ 0 0 1$$

$$0 \ 1 0 1$$

$$b'c'd = 1$$


$$x \ 0 0 1$$

$$0 \ 0 0 1$$

$$1 \ 0 0 1$$

$$\begin{aligned}
 & abcd. \\
 & \left\{ \begin{array}{l} 0001 \\ 0101 \\ 1001 \end{array} \right\} \\
 & \underline{\quad}
 \end{aligned}$$

eg.



$$Z_g = \overline{AB} \cdot B = \overline{A}B$$

$$Z_f = \overline{A} \cdot \overline{1} \cdot B = \overline{A}B$$

$$Z_g \oplus Z_f = 1$$

$$\overline{AB} \cdot B \oplus \overline{AB} = 1$$

$$(\overline{AB} \cdot B)' \overline{AB} + (\overline{AB} \cdot B)(\overline{AB})' = 1$$

$$((\overline{A} + \overline{B})B)' \overline{AB} + (\overline{A} + \overline{B})B (\overline{A} + \overline{B})' = 1$$

$$(\overline{AB})' \overline{AB} + () = 1$$

$$(\overline{A}B) \bullet (\overline{B} + A) = 1$$


$$0 = 1$$

\Rightarrow The defect can be detected through any test vector.

eg. Find out test vector set for

ssa \rightarrow a1 and b0

msa $\rightarrow \{a1, b0\}$



$$\begin{aligned}
 z_g &= (AB'C' + \overline{BC})' (BC' + \overline{CD})' \\
 &= (AB'C'(C' + D'))' (BC'(C' + D'))' \\
 &= (AB'C' + AB'C'D')' (BC' + BC'D')' \\
 &= (AB'C')' (BC')' \\
 &= (A' + B + C) (B' + C) \\
 &= A'B' + A'C + BC + B'C + C = \underline{\underline{A'B' + A'C + C}}
 \end{aligned}$$

9/8

00
01
10
11

a1 $z_f = (AC' + \overline{CD})' (BC' + \overline{CD})'$ b0 $z_f = 0.$

$$\begin{aligned}
 &= (AC'(C' + D'))' (BC'(C' + D'))' \\
 &= (AC' + AC'D')' (BC' + BC'D')' \\
 &= (AC')' (BC')' \\
 &= (A' + C) (B' + C) \\
 &= A'B' + A'C + BC + B'C + C = \underline{\underline{A'B' + A'C + C}}
 \end{aligned}$$

a1, b0 $z_f = 0.$


(a) $z_g \oplus z_f = 1$
 $(A'B' + A'C + C) \oplus (A'B' + A'C + C) = 1$
 $O = 0$

(b) $z_g \oplus z_f = 1$
 $(A'B' + A'C + C) \oplus O = 1$

$$\begin{aligned} & A' \\ & B' \\ & C' \\ & \left\{ \begin{array}{l} 0000, 0010, 0001, 0011 \\ 0110, 0111 \\ 1010, 1011, 1110, 1111 \end{array} \right\} \\ & 00XX \quad 0X1X \quad XX1X \end{aligned}$$

9/8


FAULT EQUIVALENCE




- ① asao }
bsao }
zsa0 }
- ② asal }
bsal }
zsal }


→ all these 3 faults are similar.
So any one of them can be used

Earlier we were supposed to consider 6 faults
but here we require to consider only 4 faults.







- ① asao.
- ② asal }
z sao }.
- ③ z sa1



- ① asa01
- ② asa0 }
abso-01 }
z sa00 }.
- ③ b sa0
- ④ z sa01.



- ① asao ?
- ② b sao }
z sa01 }.
- ③ b sa1
- ④ z sa0



$$z_{f_1} = b$$

$$z_{f_2} = \bar{b}$$

$$z_{f_3} = a$$

$$z_{f_4} = \bar{a}$$

$$z_{f_5} = 0$$


$$z_{f_6} = 1$$

$$\{f_1sa0, f_4sa1\} = 1 = z_{f_6}$$

$$\{f_2sa1, f_3sa0\} = 1 = z_{f_6}$$

Multiple 'stuck at' in inputs
are not to be checked as
they are covered in SSA

e.g.




as f_9 is removed so at J/F
Side both f_1 & f_3 are kept as
it may affect the previous
gate opps.

Page No. _____
Odd no - sao
even no - sal

$$\text{collapse ratio} = \frac{10}{14}.$$

10 are considered instead of 14.

e.g.




$$\text{collapse ratio} = \frac{13}{20}.$$

All the faults at stems kept as it is. They are not removed. $\Rightarrow f_9$ & f_{10} are not cancelled.

11/18

FAULT DOMINANCE



Test vectors for

f_1	f_2
abc 011	abc 000
001	010

f_1	f_2
abc 011	abc 000

010

f_1	f_2
abc 100	abc 010

101

f_1	f_2
abc 110	abc 110

t_{f_2} contains ~~two~~ t_{f_1} test vector


so as f_1 test vector is

small

$\Rightarrow f_1$ dominant on f_2

as combination of f_1 will also cover error of f_2 .

- Gates are made of transistors (CMOS)
- CMOS acts as switch \rightarrow so it can be stuck at 0 or close (1)




Here a pair of test vectors is to be applied as one of the test vector has high impedance state as off.



\Rightarrow 1st (11) is applied $\rightarrow z_n = 0 \quad z_f = 0$
2nd (10) " " $\rightarrow z_n = 1 \quad z_f = 0$

11] \rightarrow test vector
10] to be applied

transition taken place \downarrow
no transition takes place \downarrow
at o/p

\Rightarrow fault detected





z_1	z_2	c (combine)
1	0	1
0	1	0
1	1	short
0	0	open