

GLOBAL SIGNALING


- Interconnect design methodology to meet - latency
noise
power dissipation
physical area
system reliability \rightarrow depends on temp. & power dissipation

- Copper interconnects are used for global int.


\Rightarrow Interconnect Topology Optimization

- wire sizing and shaping
- use of buffers to remove noise

- Constructing Interconnect Tree



- ~~Manhattan~~ Manhattan distance - minimum spanning tree




Graph theory



1 connection only permitted

- Via should be less - as voltage drop occurs.



- Minimum distance b/w root and leaf nodes should be present so that skew does.
- All clocks arriving at leaf nodes should be synchronized

$T_{\text{slack}} = T_{\text{req}} - T_{\text{delay}}$
Delay time should be less than the required time

$$= 4\text{ps} - 3\text{ps} = 1\text{ps} \quad \checkmark$$

$$= 4\text{ps} - 5\text{ps} = -1\text{ps} \quad \times$$


- A Tree: a tree is formed where, all nodes are drawn with considering manhattan distance

- P Tree: all permutation on sink nodes are arranged based on delay or delay area product

- C Tree: Clustered tree

25/9

- H-trees





- To use CAD tools, interconnect connections are to be described in form of trees.

- wire sizing, shaping, spacing helps in


- ↓ noise (capacitive coupling, inductive)

- ↑ speed of signal





- A width ↑ V width ↓ ⇒ coupling ↓
- A width ↑ V width ↓ & ground wire width ↑ ⇒ inductive coupling ↓

- Shaping



Tapered buffer

product of R and C remains constant
⇒ constant delay provided.




$$\frac{C_L}{C_0} = M^N \quad \rightarrow \text{tapering factor}$$

$$\frac{C_3}{C_2} = M \quad \rightarrow \text{single stage delay}$$

$$N \approx \frac{\ln(C_L/C_0)}{\ln M} \quad \rightarrow \text{no. of stages}$$

Total delay = $N \times M \times \text{delay of 1 stage}$



- As width $W_{res} \Rightarrow$ current I_{res} with same fold \Rightarrow high current is applied to C_o cap.
- Tapering buffers \rightarrow used to drive high loads.
 $g = 50 \mu F, 100 \mu F$

$$t_p = t_{p0} \left(\frac{M}{m_1} + \frac{m_1}{m_2} + \frac{m_2}{m_3} + m_3 \right)$$

$$F = \frac{m_k}{m_k + 1} = 2.71$$


- Exponential tapering factor :-

tradeoff b/w power & delay


	Jager	Verdick
T.F	2.71	11.5
No. of stages	5	2
delay	5.5 ns	6.5 ns
Power.	79 mW	10.5 mW

* Repeater Insertion in RC line

inverting & non-inverting



delay = $RC L^2$
to reduce this divide into segments





$$\text{delay} = \frac{RC L^2}{K}$$

\downarrow
no. of segments

9/10

Optimum no. of repeaters & size of repeater



$$T_{arc} = 0.377 R_{int} C_{int} + 0.693 (R_o C_o + R_o C_{int} + R_{int} C_o)$$

1 segment delay

$$T'_{arc} = K T_{arc}$$


K - size of Repeater

$$K_{opt} = \sqrt{\frac{R_{int} C_{int}}{2.3 R_o C_o}}$$

$$T_{delay} = k \left[\frac{0.377 R_{int} C_{int}}{k^2} + \frac{0.693 R_o C_{int}}{k h} + \frac{0.693 h R_{int} C_o}{k} + 0.693 R_o C_o \right]$$


$$h_{opt,RC} = \sqrt{\frac{R_o C_{int}}{R_{int} C_o}}$$

- When freq. $f_{res} \Rightarrow$ inductive effect is considered.



$$T_{delay} = \sqrt{LC} e^{2.75 \left(\frac{d_{delay}}{L} \right)^{1.25}} + 0.74 d_{delay} L^2$$

$$\alpha_{qdy} = \frac{R}{2} \sqrt{\frac{C}{L}} = 0.$$



$$K_{opt,RLC} = \sqrt{\frac{R_{int} C_{int}}{2.3 R_o C_o}} \times k'$$

$$h_{opt,RLC} = \sqrt{\frac{R_o C_{int}}{C_o R_{int}}} \times h'$$


$$k' = \frac{1}{\left[1 + 0.18 (T_{L/R})^3 \right]^{0.3}}$$

$$h' = \frac{1}{\left[1 + 0.16 (T_{L/R})^3 \right]^{0.24}}$$

13/10

Repeater insertion in tree structure interconnect

- critical path
- large capacitance
- load with negative polarity



Gate Sizing.

- delay
- power dissipation

Signal Routing

- Global Routing
- Detail Routing.


- f_{ce} speed — at critical paths \Rightarrow f_{ce} size of gate
- \Rightarrow power dissipation f_{ce} .
- \Downarrow
- current f_{ce}
- \Downarrow
- cap. charges fast.

13/10


Power Generation

- P.S. scaled down
- Used current load 100A at 1V

Regulated load voltage — 8.6V to 16.8V dc.




Power management




Function of Voltage Regulation

- isolate — IC from fluctuations
- Convert — \uparrow or \downarrow voltage.
- Regulate


Linear Regulator






Chapter - 7

- Power regulation & its formulas.
- voltage regulator \rightarrow linear, low dropout, switch cap.
- Switching dc-dc converter.




- isolation due to transformer
- Step up \rightarrow boost converter
- Step down \rightarrow buck converter
- $\eta \approx 100\%$

- Inductor based converter (Buck converter)



frequency of oscillation (f_o) = $\frac{1}{2\pi\sqrt{LC}} \ll f_s = \frac{1}{T_s}$




$$V_{out} = \frac{1}{T} \int_0^{T_s} V_{in}(t) dt$$

\downarrow
voltage delivered to load


$$= DV_{in}$$

$$V_{out}(s) = V_{out} + V_{ripple}(t)$$



→ high power efficiency

- Switch capacitor voltage Regulator (low+high converter)




8/11

CHAPTER-8 Power DISTRIBUTION NETWORK

- Functionality should be preserved
- Timing characteristics should satisfy
- Gate oxide reliability should be maintained
- Electromigration should not be violated

depends on physical layouts of chips.

- Power delivery & noise



$$\Delta V_{DD} = V_{DD}^{(noisy)} - V_{DD}^{(nominal)}$$

$$\Delta V_{SS} = V_{SS}^{(noisy)} - V_{SS}^{(nominal)}$$

$$\Delta V_{DD} = -I(t) R_{p\text{total}} - L_{p\text{total}} \frac{dI}{dt}$$

$$\Delta V_{SS} = I(t) R_{g\text{total}} + L_{g\text{total}} \frac{dI}{dt}$$

$L \frac{dI}{dt} \rightarrow$ SSN (simultaneous switching noise)

- Effect of Power supply Noise
- Noise margin degradation
 - delay uncertainty
 - clock jitter skew
 - degrade gate oxide

Page No.:

--	--	--

skew \rightarrow remains constant
jitter \rightarrow varies

- Scaling of Power supply Noise
- $I \times R$
 - $\frac{dI}{dt} \times L$

10/11

- Power ground distribution System

- On-chip power distribution Architecture

- (1) Routed n/w
- (2) Irregular mesh structure
- (3) Regular grid "
- (4) Power ground planes
- (5) Cascaded power ground rings
- (6) Hybrid power & n/w ground

- Types of On-chip decoupling capacitors

- CAD tools