



Laboratory Report # 2

Name: Machacon, Zach Riane

Date Completed: September 9, 2023


Laboratory Exercise Title: Basic Constructs in Verilog HDL

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 2C:



```
1  /*****
2  * File:          FullAdder.v
3  * Author:        Zach Riane I. Machacon
4  * Class:         CPE 3101L
5  * Group / Schedule: Group 2 Fri 11:00AM - 2:00PM
6  * Description:   Design Entry for Full Adder
7  *
8  *****/
9
10 module HalfAdder (x, y, C, S);
11
12     input    x, y;
13     output   C, S;
14     xor      X1 (S, x, y);
15     and      A1 (C, x, y);
16
17 endmodule
18
19 module FullAdder (A, B, C_in, S, C_out);
20     input    A, B, C_in;
21     output   S, C_out;
22     wire     firstAdder_out, secondAdder_carry, firstAdder_carry;
23
24     HalfAdder firstAdder ( .x (A),
25                           .y (B),
26                           .C (firstAdder_carry),
27                           .S (firstAdder_out)
28     );
29     HalfAdder secondAdder ( .x (C_in),
30                           .y (firstAdder_out),
31                           .C (secondAdder_carry),
32                           .S (S)
33     );
34     or       (C_out, secondAdder_carry, firstAdder_carry);
35
36 endmodule
```

Figure 1: Design Entry for FullAdder in Verilog HDL

The FullAdder module makes use of structural modeling where it instantiates 2 HalfAdders to create a Full Adder. An OR gate primitive is also used to get the final carry out.



```

1  /***** Adder_4bit.v *****/
2  * File:      Adder_4bit.v
3  * Author:    Zach Riane I. Machacon
4  * Class:     CPE 3101L
5  * Group / Schedule: Group 2 Fri 11:00AM - 2:00PM
6  * Description: Design Entry for 4-bit Adder
7  *
8  *****/
9
10 module HalfAdder (x, y, C, S);
11
12     input  x, y;
13     output C, S;
14     xor    xl (S, x, y);
15     and    Al (C, x, y);
16
17 endmodule
18
19 module FullAdder (A, B, C_in, S, C_out);
20     input  A, B, C_in;
21     output S, C_out;
22     wire   firstAdder_out, secondAdder_carry, firstAdder_carry;
23
24     HalfAdder firstAdder ( .x (A),
25                             .y (B),
26                             .C (firstAdder_carry),
27                             .S (firstAdder_out)
28     );
29     HalfAdder secondAdder ( .x (C_in),
30                             .y (firstAdder_out),
31                             .C (secondAdder_carry),
32                             .S (S)
33     );
34     or      (C_out, secondAdder_carry, firstAdder_carry);
35
36 endmodule
37
38
39 module Adder_4bit(A, B, C_in, S, C_out);
40     input [3:0] A, B;
41     input  C_in;
42     output [3:0] S;
43     output C_out;
44     wire    FA1_out, FA2_out, FA3_out;
45
46     FullAdder FA1 ( .A (A[0]),
47                     .B (B[0]),
48                     .C_in (C_in),
49                     .S (S[0]),
50                     .C_out (FA1_out)
51     );
52     FullAdder FA2 ( .A (A[1]),
53                     .B (B[1]),
54                     .C_in (FA1_out),
55                     .S (S[1]),
56                     .C_out (FA2_out)
57     );
58     FullAdder FA3 ( .A (A[2]),
59                     .B (B[2]),
60                     .C_in (FA2_out),
61                     .S (S[2]),
62                     .C_out (FA3_out)
63     );
64     FullAdder FA4 ( .A (A[3]),
65                     .B (B[3]),
66                     .C_in (FA3_out),
67                     .S (S[3]),
68                     .C_out (C_out)
69     );
70 endmodule

```

Figure 2: Design Entry for 4-bit FullAdder in Verilog HDL

The Adder_4bit module also utilizes structural modeling. Building off the previous FullAdder and HalfAdder modules, the Adder_4bit module instantiates 4 FullAdders to create the 4-bit Full Adder.




Figure 3: Compilation Report for the Flow Summary of Adder_4bit

According to the compilation report, 8 logic elements and 14 total pins are needed. Quartus also found 1 warning, however, it is negligible and does not interfere with the synthesis process.




Figure 4: Schematic Diagram of Synthesized Circuit from Adder_4bit Project

To create the 4-bit Full Adder, 4 Full Adders are connected in sequence with each next adder's carry-in being the previous adder's carry-out. Each sum calculated from the Full Adders contribute the final 4-bit sum while the final carry-out is the carry-out of the final adder.



```
tb_Adder_4bit.v
267
268

1  /*****
2  * File:          tb_Adder_4bit.v
3  * Author:       Zach Riane I. Machacon
4  * Class:        CPE 3101L
5  * Group / Schedule: Group 2 Fri 11:00AM - 2:00PM
6  * Description:   Testbench file for Adder_4bit.v
7  *
8  *****/
9
10 `timescale 1 ns / 1 ps
11 module tb_Adder_4bit();
12
13     // all inputs to UUT are declared as reg type
14     reg [3:0] A, B;
15     reg      C_in;
16     // all outputs from UUT are declared as wire type
17     wire [3:0] S;
18     wire      C_out;
19     // instantiate UUT with explicit port mapping (you must supply this part)
20     Adder_4bit UUT ( .A      (A),
21                     .B      (B),
22                     .C_in   (C_in),
23                     .S      (S),
24                     .C_out  (C_out)
25                     );
26     // generate stimuli
27     initial
28     begin
29         A = 4'd0;   B = 4'd0;   C_in = 0;   #10
30         A = 4'd3;   B = 4'd8;   C_in = 1;   #10
31         A = 4'd11;  B = 4'd3;   C_in = 0;   #10
32         A = 4'd12;  B = 4'd6;   C_in = 0;   #10
33         A = 4'd5;   B = 4'd4;   C_in = 1;   #10
34         A = 4'd1;   B = 4'd9;   C_in = 0;   #10
35         A = 4'd15;  B = 4'd15;  C_in = 0;   #10
36         A = 4'd15;  B = 4'd15;  C_in = 1;   #10
37
38         $stop;           // system task to end simulation
39     end
40
41 endmodule
```

Figure 5: Verilog Testbench File for Adder_4bit Project

The testbench files contain several test inputs which are in decimal. This is to ensure that the 4-bit Full Adder is outputting the correct answers.




Figure 6: Verilog Testbench Waveform for Adder_4bit Project