

Laboratory Report #2

Name: Machacon, Zach Riane Date Completed: September 9, 2023

Laboratory Exercise Title: Basic Constructs in Verilog HDL

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 2C:

```
4
                                      FullAdder.v
 1
      | 😂 🗗 | 🏥 🕮 | 🏲 💇 🐿 | 🛈 🖫 | 🙋 | | 263 | 📃
             File:
                                            FullAdder.v
 3
             Author:
                                            Zach Riane I. Machacon
                                            CPE 3101L
4
5
6
7
8
9
10
                                            Group 2 Fri 11:00AM - 2:00PM
Design Entry for Full Adder
                        / Schedule:
             Group
             Description:
          module HalfAdder (x, y, C, S);
               input
                             x, y;
C, S;
X1 (S, x, y);
A1 (C, x, y);
13
               output
14
15
               xor
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
32
33
          endmodule
          module FullAdder (A, B, C_in, S, C_out);
  input    A, B, C_in;
  output    S, C_out;
  wire    firstAdder_out, secondAdder_carry, firstAdder_carry;
               HalfAdder firstAdder (
       . X
                                                      .y (B),
.C (firstAdder_carry),
.S (firstAdder_out)
                                                     .x (C_in),
.y (firstAdder_out),
.C (secondAdder_carry),
.S (S)
       HalfAdder secondAdder
34
35
                              (C_out, secondAdder_carry, firstAdder_carry);
          endmodule
```

Figure 1: Design Entry for FullAdder in Verilog HDL

The FullAdder module makes use of structural modeling where it instantiates 2 HalfAdders to create a Full Adder. An OR gate primitive is also used to get the final carry out.



```
40-
                                          Adder_4bit.v
                                                                                                ×
 Aduthor: Zach Riane I. Machacon
Class: CPE 3101L
Group / Schedule: Group 2 Fri 11:00AM - 2:00PM
Description: Design Entry for 4-bit Adder
90112344567890123445678901233456789041234456789012234567890612334567890444444444445555555555556666666666667890
            module HalfAdder (x, y, C, S);
                 input
output
xor
and
           endmodule
           module FullAdder (A, B, C_in, S, C_out);
input A, B, C_in;
output S, C_out;
wire firstAdder_out, secondAdder_carry, firstAdder_carry;
                 HalfAdder firstAdder (
                                                             .x (A),
.y (B),
.C (firstAdder_carry),
.S (firstAdder_out)
                 HalfAdder secondAdder
                                  );
(C_out, secondAdder_carry, firstAdder_carry);
           endmodule
           module Adder_4bit(A, B, C_in, S, C_out);
input [3:0] A, B;
input C_in;
output [3:0] S;
output C_out;
wire FAl_out, FA2_out, FA3_out;
                                                   .A
.B
.C_in
                 FullAdder FA2 (
                                                   .A
.B
.C_in
                                                                   (A[1]),
(B[1]),
(FA1_out),
(S[1]),
(FA2_out)
                                                    .C_out
                 FullAdder FA3
                                                       _in
                 FullAdder FA4
```

Figure 2: Design Entry for 4-bit FullAdder in Verilog HDL

The Adder_4bit module also utilizes structural modeling. Building off the previous FullAdder and HalfAdder modules, the Adder_4bit module instantiates 4 FullAdders to create the 4-bit Full Adder.






Figure 3: Compilation Report for the Flow Summary of Adder_4bit

According to the compilation report, 8 logic elements and 14 total pins are needed. Quartus also found 1 warning, however, it is negligible and does not interfere with the synthesis process.






Figure 4: Schematic Diagram of Synthesized Circuit from Adder_4bit Project

To create the 4-bit Full Adder, 4 Full Adders are connected in sequence with each next adder's carry-in being the previous adder's carry-out. Each sum calculated from the Full Adders contribute the final 4-bit sum while the final carry-out is the carry-out of the final adder.



```
◍
                                         tb Adder 4bit.v
     😝 다 🖆 🏗 🖪 🗗 🕏
 1
 2
         File:
                               tb_Adder_4bit.v
       * Author:
 3
                               Zach Riane I. Machacon
       * class:
 4
                               CPE 3101L
 5
       * Group / Schedule:
                               Group 2 Fri 11:00AM - 2:00PM
 6
7
       * Description:
                               Testbench file for Adder_4bit.v
       ******
 8
 9
10
       `timescale 1 ns / 1 ps
11
       module tb_Adder_4bit();
12
13
           // all inputs to UUT are declared as reg type
                 [3:0] A, B;
C_in;
14
          reg
15
          reg
          // all outputs from UUT are declared as wire type wire [3:0] S;
16
17
18
19
           // instantiate UUT with explicit port mapping (you must supply this part)
20
21
                               . A
                                          (A),
     Adder_4bit UUT (
                               . В
                                          (B)
                                          (B),
(C_in),
22
23
                               .c_in
                                          (s),
                               . S
24
                                          (C_out)
                               .C_out
25
26
27
          // generate stimuli
initial
28
     begin
29
              A = 4'd0:
                           B = 4'd0;
                                         C_{in} = 0;
                                                       #10
              A = 4'd3;
                           B = 4'd8;
30
                                                       #10
                                         C_{in} = 1;
             A = 4 'd1;

A = 4 'd12;

A = 4 'd5;

A = 4 'd1;

A = 4 'd15;
                           B = 4'd3;
31
                                         C_{in} = 0;
                                                       #10
                           B = 4' d6;
32
                                         C_{in} = 0;
                                                       #10
                           B = 4'd4;
33
                                         C_in = 1;
C_in = 0;
                                                       #10
                           B = 4'd9;
34
                                                       #10
                           B = 4'd15;
35
                                         C_{in} = 0;
                                                       #10
              A = 4'd15;
                           B = 4'd15;
36
                                                       #10
                                         C_{in} = 1;
37
38
                                         // system task to end simulation
              $stop:
39
          end
40
       endmodule
41
```

Figure 5: Verilog Testbench File for Adder_4bit Project

The testbench files contain several test inputs which are in decimal. This is to ensure that the 4-bit Full Adder is outputting the correct answers.






Figure 6: Verilog Testbench Waveform for Adder_4bit Project