${\tt MIX - Micronas \ Interconnect \ Specification \ Expander}$

 ${\bf I2C}$ Sheet - Specification

Micronas - Munich

0.1 General

The I2C sheet is one more category of input specification. It's content describes I2C Register-blocks and Register connections to Signals of the design core. Signal-names can be used directly because MIX internal uses global signals. By default a new defined Register-block is bound to TOPLEVEL (default Language: VHDL), this could be changed by adding the Register-blocks Instance manual into the HIER-Sheet. If no Instance is defined in HIER-Sheet, MIX adds this definition internal (Name: iic_if_<interface>).

0.2 I2C-Sheet details

The following table describes MIX I2C's header-keywords:

Column name	Descriptionend	Default value	Req.	Example	
::ign	Ignore line	<empty></empty>	man.	# comm.	
::variants	Variant selector	Default	opt.	Var1	
::width	Register width	16	man.	16	
::dev	Device name	n/a	man.	FRCA0	
::sub	Sub address	VHDL	opt.	27	
::interface	Domain name	W_NO_CONFIG	man.	cc0	
::block	Block Name	<empty></empty>	opt.	mc	
::dir	Direction	<empty></empty>	opt.	RW	
::spec	Update Signal	NTO	opt.	takeover_b72	
::clock	Clock Domain	<empty></empty>	opt.	clkcc81	
::reset	Reset Signal	<empty></empty>	opt.	asresc_n	
::busy	Busy Signal	<empty></empty>	opt.	b81	
::b	Bit n	<empty></empty>	man.	FMSYN.2	
::init	Reset Value	<empty></empty>	opt.	0	
::rec	Recommended Value	<empty></empty>	opt.	0	
::comment	Comment field	<empty></empty>	opt.	This is a com-	
				ment	

0.3 I2C-Column details

::ign Every columns row, containing # or // is ignored by MIX

::variants Select a line depending on the -variant command line switch. If -variant VAR

is set, only lines whose ::variant cell contains the keyword VAR, Default or empty, are selected and read in. Several variants may be given in one cell, separated by ",". Without specifying the -variant switch, the "Default" and

empty::variant cells are read in and evaluated.

::width Define Register width.::dev Specify the Device address

::sub Define Register-block-sub-address

::interface Domain name

::block Register-block Name. The Register-block name and its sub-address are build-

ing the Instance-name.

::dir Defines a Registers input/output direction, possible values are: R, W or RW

::spec Update signal

::clock set a clock Domain. Every I2C Register may receive it's own clock.

::reset Specify a Reset signal. This Signal Resets the I2C Registers.

::busy busy signal

::b Specifies a signal which is connected to a Registers pin. This is a multiple

column which can be used to set different signals to the same Register


::init Set initializing value of register connection(s). ::rec Set recommended value of a register connection(s).

::comment All entries in these cells are threaten as comments. MIX will keep comments

to put them later into VHDL/Verilog output.


0.4 I2C-Sheet input and VHDL output examples

The following screen-shots are showing a small part of FRCA's I2C sheet. This section describes the cc0 Registers which consist of 8 Sub-blocks (expandable up to 255 Registers). Each Sub-block Register-connections can be split into multiple rows.



::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b
FMSYN.2	FMSYN.1	FMSYN.0											
			FMSYNUNS										
				VERRES									
					WRITE.1	WRITE.0							
							READ.1	READ.0					
									WRPOSX.5	WRPOSX.4	WRPOSX.3	WRPOSX.2	WRPOSX.1
						Intprogm							
							WRPOSY.7	WRPOSY.6	WRPOSY.5	WRPOSY.4	WRPOSY.3	WRPOSY.2	WRPOSY.1
						RDPOSX.8	RDPOSX.7	RDPOSX.6	RDPOSX.5	RDPOSX.4	RDPOSX.3	RDPOSX.2	RDPOSX.1
				RDPOSY.7	RDPOSY.6	RDPOSY.5	RDPOSY.4	RDPOSY.3	RDPOSY.2	RDPOSY.1	RDPOSY.0		
												REFRON	
													REFRPER.1
c800_1.14	4 c800_1.13	c800_1.12	c800_1.11	c800_1.10	c800_1.9	c800_1.8	c800_1.7	c800_1.6	c800_1.5	c800_1.4	c800_1.3	c800_1.2	c800_1.1
c800_2.14	4 c800_2.13	c800_2.12	c800_2.11	c800_2.10	c800_2.9	c800_2.8	c800_2.7	c800_2.6	c800_2.5	c800_2.4	c800_2.3	c800_2.2	c800_2.1
c800_3.14	4 c800_3.13	c800_3.12	c800_3.11	c800_3.10	c800_3.9	c800_3.8	c800_3.7	c800_3.6	c800_3.5	c800_3.4	c800_3.3	c800_3.2	c800_3.1

::b	::init :::	ec ::range	::view	::vi2c	::name	::comment
	0	0 01		VSP_16Bit_RW_Register		\x\bMC: Freeze the picture
	0	0 07	Υ	VSP_16Bit_RW_Register	FMSYN	\x\bMC: Synchronisation of film mode signal
	0	0 01	Υ	VSP_16Bit_RW_Register	FMSYNUNS	\x\bMC: Synchronisation of film mode signal when unsecure
	0	0 01	Υ	VSP_16Bit_RW_Register	VERRES	\x\bMC: Vertical Resolution for Frame based processing
	0	0 03	Υ	VSP_16Bit_RW_Register	WRITE	\x\bMC: Write Mode
	0	0 03	Υ	VSP_16Bit_RW_Register	READ	\x\bMC: Read Mode Channel
WRPOSX.0	0	0 063	Υ	VSP_16Bit_RW_Register	WRPOSX	\x\bMC: Horizontal Writing Position of Picture in the Memory
	0	0 01	Υ	VSP_16Bit_RW_Register	Intprogm	\x\bMC: Interlaced or progressive input
WRPOSY.0	0	0 0255	Υ	VSP_16Bit_RW_Register		\x\bMC: Vertical Position of Picture in the Memory
RDPOSX.0	0	0 0511	Υ	VSP_16Bit_RW_Register	RDPOSX	\x\bMC: Horizontal Read Position pixel number indicating the start position of reading for the picture
	0	0 0255	Υ	VSP_16Bit_RW_Register	RDPOSY	\x\bMC: Vertical Read Position line number indicating the start line of reading for the picture
	0	0 01	Υ	VSP_16Bit_RW_Register	REFRON	\x\bMC: Refresh On
REFRPER.0	0	0 03	Υ	VSP_16Bit_RW_Register		\x\bMC: Refresh period
PORCNCL	0	0 01		VSP_16Bit_RW_Register		\x\bPOR: Reset control bit cancel
c800_1.0	0	0 06553				\x\bC800: Comunication Register 1
c800_2.0	0	0 06553				\x\bC800: Comunication Register 2
c800_3.0	0	0 06553	Υ	VSP_16Bit_RW_Register	C880_DATA_REG3	\x\bC800: Comunication Register 3



```
VHDL Architecture:
  library ieee;
  use ieee.std_logic_1164.all;
  use work.iic_pack.all;
  use work.comp_pack.all;
  ENTITY iic if cc0 IS
  PORT (
            clk iic : IN std uloqic;
            clkcc81 : IN std ulogic;
            asres_iic : IN std_ulogic;
asresc_n : IN std_ulogic;
takeover_b72_i : IN std_ulogic;
            asres_iic
            stat_takeover_b72_cc0_iic_o : OUT std_ulogic;
            takeover_cc81_i : IN std_ulogic;
            stat_takeover_cc81_cc0_iic_o : OUT std_ulogic;
            c800_1_iic_o : OUT std_ulogic_vector (\overline{15} DOWNTO 0);
            c800_2_iic_o
                                 : OUT std ulogic vector (15 DOWNTO 0);
            c800_3_iic_o : OUT std_ulogic_vector (15 DOWNTO 0);
fmsyn_iic_o : OUT std_ulogic_vector (2 DOWNTO 0);
            fmsynuns iic o : OUT std ulogic;
                                 : OUT std_ulogic;
            freeze iic o
                                 : OUT std_ulogic;
            intprogm iic o
            porcncl_iic_o
                                : OVT std_ulogic;
            rdposx_iic_o
                                 : OUT std_ulogic_vector (8 DOWNTO 0);
            rdposy_iic_o : OUT std_ulogic_vector (7 DOWNTO 0);
read_iic_o : OUT std_ulogic_vector (1 DOWNTO 0);
            refron_iic_o : OUT std_ulogic;
refrper_iic_o : OUT std_ulogic_vector (1 DOWNTO 0);
            verres_iic_o : OUT std_ulogic;
write_iic_o : OUT std_ulogic_vector (1 DOWNTO 0);
wrposx_iic_o : OUT std_ulogic_vector (5 DOWNTO 0);
wrposy_iic_o : OUT std_ulogic_vector (7 DOWNTO 0);
tf_en_wr_FE_o : OUT std_ulogic;
tf_en_wr_FF_o : OUT std_ulogic;
iic_adr_data_i : IN_std_ulogic;
                                 : IN std_ulogic;
            iic_adr_data_i
            iic en i

    : IN std ulogic;

            iic_if_cc0_data_o
                                             : OUT std ulogic;
            ais_cc0_o
                                 : OUT std ulogic
 END iic_if_cc0;
```

VHDL Entity (incomplete):

```
Architecture rtl of iic if cc0 is
```

```
Begin
logic 1 <= '1';
logic 0 <= '0';
write_reg_c8: iic_ser_reg_cc_wr
 Generic Map (
                  200.
                        -- НЕХ с8
 ra_g =>
                  0,
 dor_g =>
                  65535,
 ur_g =>
                  0,
 sr_g =>
                  0,
 ais_g =>
                  0,
 hs_q =>
                  1,
 sh_g =>
 latch q =>
 PORT MAP (
 clk => clk iic,
 clk sh =>
                  clkcc81,
 reset =>
                  asres iic,
 reset s =>
                  asresc n,
 asres =>
                  asres iic,
 asres s =>
                  asresc_n,
 adr or data i =>
                             adr or data,
 check adr i => check adr,
 en_load_data_wr_i =>
                             en_load_data_wr,
 tf_{ready_wr_i} = \overline{\phantom{a}}
                             logic 1,
 load_shadow_i =>
                             logic 1,
 ignore_lsb_i =>
                             ignore_lsb,
 ais o =>
                   open,
 tf en wr o =>
                   open,
 data to iic o =>
                            data reqc8 to iic,
 load data rd o =>
                            load data rd regc8,
 adr r wn ok o =>
                            adr r wn ok regc8,
 reg_data_out_o =>
                             reg_data_out_c8
 c800_1_iic_o(0)
                             <= req data out c8(0);
c800_1_iic_o(1)
c800_1_iic_o(2)
c800_1_iic_o(3)
c800_1_iic_o(4)
                             <= req data out c8(1);
                             <= reg_data_out_c8(2);</pre>
                             <= reg_data_out_c8(3);
                             <= reg_data_out_c8(4);
 c800_1_iic_o(5)
c800_1_iic_o(6)
                             <= reg_data_out_c8(5);
                             <= req data out c8(6);
 c800 1 iic o(7)
                             <= req data out c8(7);
 c800 1 iic o(8)
                             <= reg data out c8(8);
 c800 1 iic o(9)
                             <= req data out c8(9);
 c800 1 iic o(10)
                             <= req data out c8(10);
 c800 1 iic o(11)
                             <= req data out c8(11);
 c800 1 iic o(12)
                             <= reg data out c8(12);
 c800_1_iic_o(13)
c800_1_iic_o(14)
                             <= req data out c8(13);
                             <= req data out c8(14);
 c800_1_iic_o(15)
                             <= reg_data_out_c8(15);
```

This part of the "cc0" Architecture only shows the Sub-Address 200 (Hex: c8). As you can see the Interface-name (or Domain-name) will become the Architecture-name while the Sub-address is used to identify the Sub-Register-block. The Port-map describes connections as defined in the I2C Sheet. In the Generic Map you can find some I2C specific definitions, as "ra_g" which hold the Registers Address, as "ur_g" defines the Port-Range.