MIX - Micronas Interconnect Specification Expander

 I^2C Sheet - Specification


Micronas - Munich

0.1 General

The I²C sheet is one more category of input specification. It's content describes I²C register-blocks and register connections to signals of the design core. By default a new defined Register-block is bound to TOPLEVEL (default Language: VHDL), this could be changed by adding the register-blocks Instance manual into the HIER-Sheet. If no instance name is defined in HIER-Sheet, MIX uses the following naming sheme: iic_if_<interface>.

0.1.1 I²C-Regsiterblock

The I²C module is split into two seperate untis called I²C-kernel and I²C-registerblock. Settings made in a MIX-I²C-sheet only describe Registerblock specific Informations. Here you can see a serial I²C-registerblock.



A I²C-registerblock consists of a transceiver, one or more synchroniation blocks and some registers (max. 255). The registers direction,. The or_block is a simple script generated block which connects incoming signals to aor and outgoing ones to the transceiver. This work has to be done by a MIX external script, because MIX is not thought for generating logics.

0.2 I²C-Sheet details

The following section describes mandatory and optional identifiers to use in a MIX-I²C-sheet. Default settings can be found in the table bellow.

::ign Every columns row, containing # or // is ignored by MIX

::variants Select a line depending on the -variant command line switch. If -variant VAR is set,

only lines whose :: variant cell contains the keyword VAR, Default or empty, are selected and read in. Several variants may be given in one cell, separated by ",". Without specifying the -variant switch, the "Default" and empty :: variant cells

are read in and evaluated.

::ign ignore this Row if # is detected.

::variants select a variant.

::type Register type; only serial Registers implemented yet.

::dev Specify the Device name

::sub define Registerblock subaddress

::interface Domain name

::block Register-block Name. The Register-block name and its sub-address are building the

Instance-name.

::dir Defines a Registers input/output direction, possible values are: R, W or RW

::spec Update signal

set a clock Domain. Every I²C Register may receive it's own clock.

::reset Specify a Reset signal. This Signal Resets the I²C Registers.

::busy busy signal

::b Specifies a signal which is connected to a Registers pin. This is a multiple column

which can be used to set different signals to the same Register

::init Set initializing value of register connection(s).

::rec Set recommended value of a register connection(s).

::comment All entries in these cells are threaten as comments. MIX will keep comments to put

them later into VHDL/Verilog output.

Column name	Descriptionend	Default value	Req.	Example
::ign	Ignore line	<empty></empty>	man.	# comm.
::variants	Variant selector	Default	opt.	Var1
::type	Register type	serial	man.	serial
::dev	Device name	n/a	man.	FRCA0
::sub	Sub address	VHDL	opt.	27
::interface	Domain name	W_NO_CONFIG	man.	cc0
::block	Block Name	<empty></empty>	opt.	mc
::dir	Direction	<empty></empty>	opt.	RW
::spec	Update Signal	NTO	opt.	takeover_b72
::clock	Clock Domain	<empty></empty>	opt.	clkcc81
::reset	Reset Signal	<empty></empty>	opt.	asresc_n
::busy	Busy Signal	<empty></empty>	opt.	b81
::b	Bit n	<empty></empty>	man.	FMSYN.2
::init	Reset Value	<empty></empty>	opt.	0
::rec	Recommended Value	<empty></empty>	opt.	0
::comment	Comment field	<empty></empty>	opt.	This is a com-
				ment

0.3 I2C-Sheet input and VHDL output examples

The following screen-shots are showing a small part of FRCA's I²C sheet. This section describes the cc0 registers which consists of 8 sub-blocks. Each sub-block connections definition can be split into

multiple rows.

::ign	::type	::width ::dev	::sub	::addr ::int	.:blocl	∷inst	::dir	::auto	::sync	::spec	::clock	::reset	::busy	::readDone	::new	::b
	I2C	16 FRCA0	27	cc0	mc	mc 27	RW	Υ		takeover b72	clkcc81	asresc n				FREEZE
	I2C	16 FRCA0	27	cc0	mc	mc_27	RW	Υ		takeover_b72	clkcc81	asresc_n				
	I2C	16 FRCA0	27	cc0	mc	mc_27	RW	Υ		takeover_b72	clkcc81	asresc n				
	I2C	16 FRCA0	27	cc0	mc	mc_27	RW	Υ		takeover_b72	clkcc81	asresc_n				
	I2C	16 FRCA0	27	cc0	mc	mc_27	RW	Υ		takeover_b72	clkcc81	asresc_n				
	I2C	16 FRCA0	27	cc0	mc	mc 27	RW	Υ		takeover cc81	clkcc81	asresc n				
	I2C	16 FRCA0	27	cc0	mc	mc_27	RW	Υ		takeover_b72	clkcc81	asresc_n				
	I2C	16 FRCA0	28	cc0	mc	mc_28	RW	Υ		takeover b72	clkcc81	asresc n				
	I2C	16 FRCA0	28	cc0	mc	mc_28	RW	Υ		takeover_b72	clkcc81	asresc_n				
	I2C	16 FRCA0	29	cc0	mc	mc_29	RW	Υ		takeover_cc81	clkcc81	asresc_n				
	I2C	16 FRCA0	30	cc0	mc	mc 30	RW	Υ		takeover cc81	clkcc81	asresc n				
	I2C	16 FRCA0	30	cc0	mc	mc_30	RW	Υ		takeover_cc81	clkcc81	asresc_n				
	I2C	16 FRCA0	30	cc0	mc	mc_30	RW	Υ		takeover_cc81	clkcc81	asresc_n				
	I2C	16 FRCA0	31	cc0	por	por 31	RW	Υ		takeover cc81	clkcc81	asresc n				
	I2C	16 FRCA0	200	cc0	c800	c800_200	RW	Υ		NTO	clkcc81	asresc_n				c800_1.1
	I2C	16 FRCA0	201	cc0	c800	c800_201	RW	Υ		NTO	clkcc81	asresc_n				c800_2.1
	I2C	16 FRCA0	202	cc0	c800	c800_202	RW	Υ		NTO	clkcc81	asresc_n				c800_3.1

::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b	::b
FMSYN.2	FMSYN.1	FMSYN.0											
			FMSYNUNS										
				VERRES									
					WRITE.1	WRITE.0							
							READ.1	READ.0					
									WRPOSX.5	WRPOSX.4	WRPOSX.3	WRPOSX.2	WRPOSX.1
						Intprogm							
							WRPOSY.7	WRPOSY.6	WRPOSY.5	WRPOSY.4	WRPOSY.3	WRPOSY.2	WRPOSY.1
						RDPOSX.8	RDPOSX.7	RDPOSX.6	RDPOSX.5	RDPOSX.4	RDPOSX.3	RDPOSX.2	RDPOSX.1
				RDPOSY.7	RDPOSY.6	RDPOSY.5	RDPOSY.4	RDPOSY.3	RDPOSY.2	RDPOSY.1	RDPOSY.0		
												REFRON	
													REFRPER.1
c800_1.14	4 c800_1.13	c800_1.12	c800_1.11	c800_1.10	c800_1.9	c800_1.8	c800_1.7	c800_1.6	c800_1.5	c800_1.4	c800_1.3	c800_1.2	c800_1.1
c800_2.14	4 c800_2.13	c800_2.12	c800_2.11	c800_2.10	c800_2.9	c800_2.8	c800_2.7	c800_2.6	c800_2.5	c800_2.4	c800_2.3	c800_2.2	c800_2.1
c800_3.14	4 c800_3.13	c800_3.12	c800_3.11	c800_3.10	c800_3.9	c800_3.8	c800_3.7	c800_3.6	c800_3.5	c800_3.4	c800_3.3	c800_3.2	c800_3.1

::b	::init ::r	ec ::range	::view	::vi2c	::name	::comment
	0	0 01	Υ	VSP_16Bit_RW_Register		\x\bMC: Freeze the picture
	0	0 07	Υ	VSP_16Bit_RW_Register	FMSYN	\x\bMC: Synchronisation of film mode signal
	0	0 01	Υ	VSP_16Bit_RW_Register		\x\bMC: Synchronisation of film mode signal when unsecure
	0	0 01	Υ	VSP_16Bit_RW_Register		\x\bMC: Vertical Resolution for Frame based processing
	0	0 03	Υ	VSP_16Bit_RW_Register		\x\bMC: Write Mode
	0	0 03	Υ	VSP_16Bit_RW_Register		\x\bMC: Read Mode Channel
WRPOSX.0	0	0 063	Υ	VSP_16Bit_RW_Register		\x\bMC: Horizontal Writing Position of Picture in the Memory
	0	0 01	Υ	VSP_16Bit_RW_Register		\x\bMC: Interlaced or progressive input
WRPOSY.0	0	0 0255	Υ	VSP_16Bit_RW_Register		\x\bMC: Vertical Position of Picture in the Memory
RDPOSX.0	0	0 0511	Υ	VSP_16Bit_RW_Register		\x\bMC: Horizontal Read Position pixel number indicating the start position of reading for the picture
	0	0 0255		VSP_16Bit_RW_Register		\x\bMC: Vertical Read Position line number indicating the start line of reading for the picture
	0	0 01	Υ	VSP_16Bit_RW_Register		\x\bMC: Refresh On
REFRPER.0	0	0 03	Υ	VSP_16Bit_RW_Register		\x\bMC: Refresh period
PORCNCL	0		Υ	VSP_16Bit_RW_Register		\x\bPOR: Reset control bit cancel
c800_1.0	0	0 06553	Υ			\x\bC800: Comunication Register 1
c800_2.0	0	0 06553	Υ			\x\bC800: Comunication Register 2
c800_3.0	0	0 06553	Y	VSP_16Bit_RW_Register	C880_DATA_REG3	\x\bC800: Comunication Register 3

VHDL Architecture:

```
library ieee;
use ieee.std_logic_1164.all;
use work.iic pack.all;
use work.comp_pack.all;
ENTITY iic_if_cc0 IS
PORT (
         clk iic : IN std ulogic;
         clkcc81 : IN std ulogic;
                             : IN std ulogic;
         asres iic
         asresc_n
                             : IN std ulogic;
         takeover b72 i
                           : IN std_ulogic;
         stat_takeover_b72_cc0_iic_o : OUT std_ulogic;
takeover_cc81_i : IN std_ulogic;
stat_takeover_cc81_cc0_iic_o : OUT std_ulogic;
         c800_1_iic_o : OUT std_ulogic_vector (15 DOWNTO 0);
         c800_2_iic_o
                            : OUT std_ulogic_vector (15 DOWNTO 0);
         c800_3_iic_o
                            : OUT std_ulogic_vector (15 DOWNTO 0);
                            · OUT std ulogic vector (2 DOWNTO O);
         fmsyn lic o
         fmsynuns_iic_o : OUT std_ulogic;
         freeze iic o
                            : OUT std ulogic;
         intprogm iic o
                           : OUT std ulogic;
         porcncl_iic_o
                            : OUT std ulogic;
                            : OUT std_ulogic_vector (8 DOWNTO 0);
         rdposx_iic_o
         rdposy_iic_o
                            : OUT std_ulogic_vector (7 DOWNTO 0);
: OUT std_ulogic_vector (1 DOWNTO 0);
         read_iic_o
                          : OUT std_ulogic;
: OUT std_ulogic_vector (1 DOWNTO 0);
         refron_iic_o
         refrper_iic_o
         verres_iic_o
                           : OUT std_ulogic;
         write_iic_o
                           : OUT std_ulogic_vector (1 DOWNTO 0);
                           : OUT std ulogic vector (5 DOWNTO 0);
         wrposx_iic_o
                           : OUT std ulogic vector (7 DOWNTO 0);
         wrposy_iic_o
         tf en wr FE o : OUT std ulogic;
         tf_en_wr_FF_o : OUT std_ulogic;
         iic_adr_data_i : IN std_ulogic;
iic_en_i : IN std_ulogic;
iic_if_cc0_data_o : OUT std_ulogic;
ignore_lsb_i : IN std_ulogic;
ais_cc0_o : OUT std_ulogic
                                      : OUT std ulogic;
         );
END iic if cc0;
```

VHDL Entity (incomplete):

```
Architecture rtl of iic if cc0 is
```

```
Begin
logic 1 <= '1';
logic 0 <= '0';
write_reg_c8: iic_ser_reg_cc_wr
 Generic Map (
                        -- HEX c8
                  200.
 ra_g =>
                  0,
 dor_g =>
                  65535,
 ur_g =>
                  Ο,
 sr_g =>
                 0,
 ais_g =>
 hs_q =>
                  0,
                  1,
 sh_g =>
 latch_g =>
 PORT MAP (
 clk => clk iic,
 clk sh =>
                  clkcc81,
 reset =>
                  asres iic,
 reset s =>
                  asresc n,
 asres =>
                  asres iic,
 asres s =>
                  asresc n,
                            adr or data,
 adr_or_data_i =>
 check adr i => check adr,
 en_load_data_wr i =>
                            en_load_data_wr,
 tf_ready_wr_i =>
                            logic_1,
 load_shadow_i =>
                            logic 1,
 ignore_lsb_i =>
                            ignore_lsb,
 ais o =>
                   open,
 tf_en_wr_o =>
                   open,
 data to iic o =>
                           data reqc8 to iic,
 load data rd o =>
                           load data rd regc8,
 adr r wn ok o =>
                           adr r wn ok regc8,
 reg_data_out_o =>
                            reg_data_out_c8
 c800_1_iic_o(0)
                            <= req data out c8(0);
c800_1_iic_o(1)
c800_1_iic_o(2)
c800_1_iic_o(3)
c800_1_iic_o(4)
                            <= req data out c8(1);
                            <= reg_data_out_c8(2);</pre>
                            <= reg_data_out_c8(3);
                            <= reg_data_out_c8(4);
 c800_1_iic_o(5)
                            <= reg_data_out_c8(5);
 c800 1 iic o(6)
                            <= req data out c8(6);
                            <= req data out c8(7);
 c800 1 iic o(7)
 c800 1 iic o(8)
                            <= req data out c8(8);
 c800 1 iic o(9)
                            <= reg data out c8(9);
 c800 1 iic_o(10)
                            <= reg_data_out_c8(10);
 c800 1 iic o(11)
                            <= req data out c8(11);
 c800 1 iic o(12)
                            <= reg data out c8(12);
 c800_1_iic_o(13)
c800_1_iic_o(14)
                            <= req data out c8(13);
                            <= reg_data_out_c8(14);
 c800_1_iic_o(15)
                            <= reg_data_out_c8(15);
```

This part of the "cc0" architecture only shows the sub-address 200 (Hex: c8). As you can see the interface-name (or domain-name) will become the architecture-name while the sub-address is used to identify the sub-register block. The port map describes connections as defined in the I²C Sheet. In the Generic Map you can find some I²C specific definitions, as "ra_g" which hold the registers address, as "ur_g" defines the port-range.