# MIX - Micronas Interconnect Specification Expander

Userreference

6.10.2003

# 1 MIX - Micronas Interconnect Spec expander

# 2 Introduction

# 3 Management Summary

# **Contents**

1 MIX - Micronas Interconnect Spec expander								
2 Introduction								
3	Management Summary	2						
4	Installation	4						
5	Getting Started  5.1 A simple example	4 4 5						
	5.2.1 You get what you typed	6						
6	6.6 Special HIER sheet properties 6.7 CONN sheet details 6.8 typecast 6.9 Automatic Generation of Toplevel Ports 6.10 CONN columns details 6.11 Special CONN sheet signals 6.11.1 %OPEN% aka. open 6.11.2 Constants 6.11.3 Generics and Parameters 6.12 Simple text macros	8 8 9 9 10 11 11 11 11 11 11 12 13 14						
7	CONN sheet macros	16						
8	8.1 Hierarchy Generator Operators  8.1.1 Constructor Generator statement  8.1.2 Match generator  8.1.3 Bounded match generator  8.1.4 Advanced features of the match generators	17 17 17 17 17						
	8.1.5 Additional Information	18						

9	1O sheet	18
	9.1 IO sheet column header	
	9.2 IO sheet %SEL% rows	
	9.3 IO sheet pad rows	
	9.4 IO cell and Pad connections	
	9.5 IO Parser global configuration	. 2
10	I <sup>2</sup> C sheet	2
	10.1 I <sup>2</sup> C regsiterblock	. 2
	10.2 I <sup>2</sup> C sheet column header	. 2
	10.3 I <sup>2</sup> C Parser global configuration	. 2
	10.4 I <sup>2</sup> C Sheet example	
11	VI2C sheet	2
12	Alarm clock example	2
13	Alarm clock example	2
14	MIX converter man page	2
•	14.1 Synopsis	
	14.2 Command line switches	
	14.3 Runtime options and configuration	
	14.4 Misc features	
	14.4.1 -delta mode	
	14.4.2 Imtermediate Excel Sheet	
	14.4.3 Output Redirection	. 2
15	Alarm clock example	2
	15.1 Core logic	
	15.2 IO logic	
16	Other examples	2
	Known Bugs and limitations	2
18	Issue tracking: CADNET - Issue tracking - CAD Software - MIX	2'
19	Links	2
	19.1 MIX paper and documentation	
	19.2 Micronas internal	
	19.3 Others	
	19.4 Resources	
	19.5 Used Software	
	19.6 Release Notes	
	19.6.1 20030716	
	19.6.2 20030709	
	19.6.3 20030605	. 2

# 4 Installation

The MIX toolset uses the Perl scripting language. Please install a recent version of Perl on your workstation, e.g. the freely available ActiveState Perl from K:\PROJECTS\MIX\PROG\ActivePerl-5.6.1.633-MSWin32-x86.msi. Apart from that no installation is required.

Start MIX from the network drive like described in the examples below. That will also make sure, that you are using the most recent release automatically. After the Perl installation, you can run MIX. immediately. Open a command shell on your desktop workstation:

$$Start \longrightarrow Run \longrightarrow cmd$$

and type:

K:\Projects\MIX\PROG\mix\_0.pl foo.xls

Caveat: Currently MIX is available on MS-Windows, only!

# 5 Getting Started

To receive useful results, MIX reads in various input spreadsheet data. At least you will need to prepare a description of your design hierarchy (**HIER**) and the connectivity sheet (**CONN**). Optionally MIX will convert a input/output sheet IO, listing input/output pads and iocells and how these are linked to the core logic into appropriate hierarchy and connection lists.

## 5.1 A simple example

To understand the usage of the various tables and options, a very simple example is shown and extended step by step. The simple example just has two components a and b, which are connected by the signal sigfoo. The two instances have a common parent chip.




Image 1: mix\_simple.xls

The equivalent description of this simple design in MIX is made up from a worksheet **HIER**.

	_					<u> </u>		
dign	::gen	∷variants	∷parent	::inst	centity	cconfig	::comment	
#Mix	#Mix SimpleExample, V0.1, 20030630, hierachy							
		Default	TESTBENCH	chip	chip e	chip e rtl conf		
	× 11	Default	chip	а	a_e	a_e_rtl_conf		
		Default	chip	b	bе	bertloonf		

The first row defines the table headers names. The names have to be in the form "::NAME". Several of the columns are required, some are optional and you can define additional columns on your own. For HIER sheets the "::inst" column is the primary key. One design element will be generated for each new name of an ::inst row. If a name is defined several times, these lines will be overloaded or summarized, depending on built-in rules of the MIX converter.

The "::ign" column has to come first. If it starts with a #, the rest of this row will be ignored. All other columns can be added in arbitrary order.

The second required worksheet is **CONN**:

::ign	::gen	::bundle	::class	::clock	::type	::high	::low	::mode	∷name	::out	::in	::descr	::comment
# Mix	Simp	leExampl	e, V0.1,	200306	30, hierach	У							
		Chip	Data	Clk	std_ulogic			S	sigfoo	a/port_ao	b/port_bi	Simple	

As you see, this worksheet also starts with the table header definition line. The primary field is the "::name" column. The "::in" and "::out" columns are used to define the drivers and loads for the signals.

#### **5.2** Mix it!


Run the MIX converter tool in the directory the excel spread sheet is stored in:

- \$ cd \work\MIX\doc\parts\simple
- \$ K:\Projects\MIX\PROG\mix\_0.pl mix\_simple.xls

This reads in the design description and evaluates the various sheets. It creates output files with an intermediate excel design description (mix\_simple-mixed.xls) and the same data in a internal format (mix\_simple.pld). A log file (mix\_0.pl.log) and the HDL output files are written in the same run. Image 2 shows a screenshot of the mix\_simpe.xls conversion. Only the most important errors and warnings are written to the screen, while a lot of information will be written to the log file. Search for the keywords "ERROR" and "WARNING" to verify proper conversion.

Image 2: mix\_simple conversion

All output files are stored in the current working directory. Old versions of the output files are overwritten. Except the log file that is appended by each converter run. The intermediate excel description file keeps a history of previous HIER and CONN sheets by rotating \_N extended worksheet names.



#### 5.2.1 You get what you typed

MIX generates various HDL files defined by the input data. If you select VHDL (also the default language) as output description for a hierarchy element, each element results in an appropriate entity, architecture and configuration description. By default MIX writes one file for all entities, one for all architecture and one for all configuration descriptions. Those file names are derived from the last excel input file name by stripping of the .xls extension and attaching a -e.vhd, -a.vhd and -c.vhd. Here the working directory of the simple example contains a file mix.cfg, which is the convenient storage for MIX run-time configuration options. The lines "MIXCFG outarch ARCH", "MIXCFG outenty ENTY", and "MIXCFG outconf CONF" switch MIX outputs to separate files for each entity, architecture and configuration. In this case the file names are defined by the element name:

Type	Basename	Extension	Example
Entity	::entity-column	-e.vhd	chip_e-e.vhd
Architecture	::entity-column	-rtl-a.vhd	chip_e-rtl-a.vhd
Configuration	::entity-column	-c.vhd	chip_e-rtl-conf-c.vhd

Table 1: "\_" in the filenames extension are converted to "-"

By default MIX does not write output data for leaf blocks (instances which are not parent for other instances). Adding a line like "MIXCFG generate.output.arch leaf" into the mix.cfg file changes that. The generated output files contain head, body and footer sections. See the screenshots of the file a-e-e.vhd and chip-e-rtl-a.vhd for examples of an entity and an architecture definition.

```
🖟 a-e-e.txt (H:\work\MIX\doc) - GVIM1
                                                                                  _ | U ×
Datei Editieren Werkzeuge Syntax Puffer Ansicht Hilfe
스 🖫 🖫 🖴 🤘 🖟 📭 🏚 🕒 🗘 🖺 🤒 🧇 🗀 🤈 🤉

    Entity Declaration for a_e

-- Generator: mix_0.pl Version: Revision: 1.12 , wilfried.gaensheimer@micronas.com
 - (C) 2003 Micronas GmbH
library IEEE;
use IEEE.std_logic_1164.all;
-- Start of Generated Entity a_e
entity a e is
       -- Generated Port Declaration:
               port(
                -- Generated Port for Entity a_e
                      siq a : out std ulogic
               -- End of Generated Port for Entity a_e
end a_e;
-- End of Generated Entity a_e
-- !End of Entity/ies
                                                                                Alles
                                                                     15,13
kchip-e-rtl-a.vhd + (H:\work\MIX\doc\parts\simple) - GVIM1
                                                                                 Datei Editieren Werkzeuge Syntax Puffer Ansicht Hilfe
스 🕒 🖺 🖺 🖰 영 🖟 🗈 🐧 🐧 🕰 🐧 🏔 ಿ 🐧 🏲 💯 🛍 🗀 ? 🤽
-- Start of Generated Architecture rtl of chip_e
architecture rtl of chip_e is
        -- Generated Components
        component a_e
                port (
                -- Generated Port for Entity a_e
sig_a : out std_ulogic
                -- End of Generated Port for Entity a_e
                );
        end component;
                        signal sigfoo : std_ulogic;
begin
        -- Generated Instances and Rort Mappings
                -- Generated Instance Port Map for a
                a: a_e
                port map (
                        sig_a => sigfoo
                -- End of Generated Instance Port Map for a
                 -- Generated Instance Port Map for b
                b: b_e
                port map (
                         sig_b => sigfoo
                -- End of Generated Instance Port Map for b
end rtl;
--!End of Entity/ies
                                                                   47.9
                                                                                Ende
```

#### 6 Details

#### **6.1** Initialization with -init

You can use the -init command line option to create the needed files:

```
$ mix_0.pl -init foo.vhd bar.xls
```

will create the file bar.xls, which has the following three worksheet categories:

- empty HIER, CONN and IO sheets
- template sheets with numerous examples TMPL\_(HIER—CONN—IO)
- import sheets IMP\_HIER and IMP\_CONN (only of more \*.vhd or
  - \*.v files are given as command line arguments).

You will also get a mix.cfg file. If bar.xls or mix.cfg already exists, the command will exit without changes. The import of \*.vhd and \*.v files is experimental and meant to give a way of getting a start description of your design. In case of VHDL files, only entity descriptions are imported. Take care of getting signal names and instance names properly.

#### 6.2 Common worksheet properties

All worksheets parsed by MIX share some common properties. There needs to be a header line consisting only of keywords with leading double colon. All data before the header line is ignored. Only the first header line will be evaluated. Data in columns with no header or malformed headers will be ignored.

Commonly understood table headings are ::ign and ::comment. The ::ign column is special, because it needs to be the first column of a sheet. If a cell in the ::ign column starts with a # or a //, the complete row is ignored. The ::comment column can contain user or program generated comments for a given row. It's data will be appended to it's contents as it appears.

MIX reads the cell values. This is, for Excel and Star(/Open)-Office, what you see , not the real contents of the cells. Thus all formulas can be used to define the cell values (note: csv is not able to do that).

A lot of predefined text macros are understood and converted by MIX. A text macro is made up by a name surrounded by % signs. Retrieve a complete list of macros with the -listconf command line switch and grep all lines starting with "MIXCFG macro". The table %macro% gives a list of predefined macros, their default settings and wether this macro can be used by the user. You can use text macros inside of any cell.

∷ign	∷gen	∷variants	∷parent	∷inst	∷lang	∷entity	::config	::comment
#Mix SimpleExample, Macro Expansion, V0.1, 20030630, hierarchy								
		Default	TESTBENCH	chip	VHDL	%∷inst%_e	%::inst%_e_rtl_conf	
		Default	chip	а	VHDL	%::inst%_e	%::inst%_e_rtl_conf	
		Default	chip	Ь	%LANGUAGE%	%::inst%_e	%::inst%_e_rtl_conf	

A second type of macros are available to reference other columns of a like through <code>%::NAME</code>%. This will be replaced by the contents of the <code>::NAME</code> column of this row. <code>::NAME</code> has to be defined for the current worksheet, obviously. In the above example <code>%::inst%\_e</code> will evaluate to <code>chip\_e</code>, <code>a\_e</code> and <code>b\_e</code> accordingly. <code>%LANGUAGE</code>% becomes vhdl. Macro expansion happens just before the intermediate design data is written out, after evaluation of all input data. Recursive macro expansion is not implemented. Macros in primary keys like signal and instance names are evaluated at signal or instance creation time.

#### 6.3 Special Spreadsheet-format properties

MIX is able to read three different table formats: csv(Comma-Seperated-Values), sxc(Star-Office-Spreadsheet) and xls(Excel-Spreadsheet). While Excel and StarOffice Spreadsheets are full featured, the csv Format does not understand formulas. This is because the real content and it's values are same in csv. The only colored output can(at this moment) be achieved by writing Excel-Spreadsheets(for this an already installed Excel is needed). While writing Excel-sheets implies Windows, reading input can be done on every Platform(if it got a Perl port). Trying to read a Excel-Sheet on non-Windows grounds will cause MIX to produce csv per default. The output format can be forced by setting format.out to csv, sxc or xls. In this case MIX will read the given input file and produce the forced output format.

#### 6.4 HIER sheet properties

The hierarchy of a design is defined in the HIER sheet. By default the HIER sheet is named HIER, but you can set the configuration value **hier.xls** to a Perl regular expression. MIX will then consider all worksheets which names match the perl regular expression, to be HIER definitions. In that case you are free to use different header definitions on different sheets.

The HIER sheets require at least the columns marked man. (mandatory) in the following table.

<b>Column name</b>	Descriptionend	Default value	Req.	Example
::ign	Ignore line	<empty></empty>	man.	# comm.
::gen	Generator and match	<empty></empty>	man.	see below
::variants	Variant selector	Default	opt.	Var1
::parent	Instance name of this	W_NO_PARENT	man.	chip
	instances parent cell			
::inst	Instance name, primary	n/a	man.	a_i1
	key!			
::lang	Language definition	VHDL	opt.	vhdl
::entity	Entity name	W_NO_ENTITY	man.	a
::config	Configuration name	W_NO_CONFIG	man.	a_rtl_conf
::shortname	Short name	<empty></empty>	opt.	text
::use	Additional, project spe-	<empty></empty>	opt.	padlib.foo
	cific libraries			
::comment	Comment field	<empty></empty>	opt.	text

Internally the kewords ::debug, ::hierarchy, ::skip and ::default are used. Please do not use them. Apart from that you are free to add columns of your own. User defined columns are usable in %::NAME% macro expansion and are listed in the intermediate design data output.

Only the ::inst column has to contain a value in each row (which could be a %::NAME% macro, though). All other columns will receive more or less reasonable default values in case they are left empty.

#### 6.5 HIER columns details

**::gen** If a cell here is not empty, the line will be considered as

generator. See description of generator statements below.

**::variants** Select a line depending on the -variant command line switch. If

-variant VAR is set, only lines whose :: variant cell contains the keyword

VAR, Default or empty, are selected and read in. Several variants may be

given in one cell, separated by ",". Without specifying the -variant switch, the "Default" and empty::variant cells are read in and evaluated.

Defines the instance name. If the same name appears in several rows, the resulting row will be overloaded from all input rows. The exact behaviour depends on the column name. Some are concatenated, some are replaced.

HDL language selection, case insensitive. If this column is omitted or empty, VHDL output is generated. The default value can be changed by means of the macro.%LANGUAGE% macro. Currently only VHDL and Verilog are supported (XXX: Verilog output still t.b.d.).

Define the configuration name. It defaults to %DEFAULT\_CONFIG%, which evaluates to %::entity%\_%::arch%\_conf. If the language of this entity is set to Verilog, no configuration will be printed nor will it be added to parent cell configurations. The keyword %NO\_CONFIG% will also suppress output of configuration for this entity.

Additional columns:

::arch If no ::arch column is given, architecture will default to "rtl". This is defined by the configuration hier.field.::arch.[3] = rtl; and cannot be changed globally.

Add project specific libraries and work packages to the HDL description files. See the ::use details below.

#### 6.5.1 :: use Add Project Specific Libraries

The optional "::use" column allows to add libraries and work packages for a entity. Several libraries can be added, separated by comma or white space. In case of VHDL output, the use statement is added to the entity declaration, only. You can override that by adding a leading ALL:, ARCH: or CONF: keyword for this instance/entity. To change that globally, modify the configuration variable output.generate.use.

For each given library an appropriate text sequence is added:

```
foo.lib,bar.lib.something
will be printed as
    library foo;
    use foo.lib.all;
    library bar;
    use bar.lib.something.all;
```

If different instantiations of a entity have different ::use

definitions, MIX adds up all these.

To change the global default value of

```
library IEEE;
use IEEE.std_logic_1164.all;
```

modify macro %VHDL\_USE\_DEFAULT%.

To add a library globally, add the appropriate text to the macro. %VHDL\_NOPROJ% configuration, which will be used if no library is defined in the :: use column.

A second usage is to suppress the component declaration output by the %NDC% or %NO\_COMPONENT\_DECLARATION% keyword. This is useful for instances, whose entities are taken from libraries.

```
Examples: see t/sigport.xls and t/sigport/use/*.vhd for more examples. Configuration: output.generate.use = enty
```

#### **6.6 Special HIER sheet properties**

%TOP% is a pseudo instance and used for internal purposes, only.

#### 6.7 CONN sheet details

The design connections are defined in the CONN sheet. The primary key of this sheet is the signal-name as given in "::name". Signalnames are globally known for the design. All appearances of a name are connected, creating intermediate ports as needed.

#### 6.8 typecast

The type of a signal can be typecasted by appending a function name with a ' to the ::in and ::out definitions.

Example:

::in inst\_a/port\_a'typefunc
::out inst\_b/port\_b'typefunc

The signal signal\_a will be of type type\_a, while the connecting ports of inst\_a and inst\_b are converted by applying the typecast function typefunc.

Caveat: typecast support is experimental.

## **6.9** Automatic Generation of Toplevel Ports

If the signal mode as defined in the ::mode column matches one of I, O or IO, MIX will create top level ports. This feature can be disabled by the configuration variable output.generate.inout. Possible values are mode(enable top level port generation) and noxfix(do not prefix and postfix generated port names for top level ports), which are set by default. To exclude some signals from automatic top-level port generation, use output.generate.xinout sig\_foo,sig\_bar. This feature is usefull if you need to use internal inout signals, but do not want to have them wired to the top-level.

#### 6.10 CONN columns details

## **6.11** Special CONN sheet signals

Special signal names:

%LOW%, %HIGH%, %LOW\_BUS%, %HIGH\_BUS%

#### 6.11.1 %OPEN% aka. open

Used the %OPEN% signal to leave some pins of module bar port a open MIX has no knowledge about ports. Everything is defined in terms of signals and instances. Use the "open" pseudo signal to define the extra pins.

E.g.: wire foo/a port to bar/a port. bar/a has extra pins.

```
signal_a ::high 7, ::low 0, ::out foo/a ::in bar/asn OPEN, ::high 1, ::low 0, ::out -, ::out bar/a(9:8)
```

XXX write this in spreadsheet XXX

You could also force the :: in pins to high or low, instead, e.g. use:

%HIGH%, %HIGH\_BUS%, %LOW or %LOW\_BUS%. Or a constant.

#### **6.11.2** Constants

Constant values can be defined and used in several ways in the CONN worksheet. Constants can be marked with a C in the ::mode column. Basically anything resembling a number written in the ::out column will be considered to be a constant value. String and bit vector constants are enclosed in single or double quotes. Remember to type two single quotes in excel to start a single quote string. Excel takes the first quote character to prevent the following string to be interpolated by excel.

If you do not name a constant (leave the ::name field empty), MIX will generate a name like mix\_const\_N. N starts by one and increments for each new constant value.

Constant values can be assigned to instance ports in the ::in column of that constant.

Depending on the form of a constant and the output language, MIX tries to convert the constant value into something suitable. See the constant xls example (XXXLINK).

					the constant.x					K).	
::ign	∷gen	::bundle	::class	::clock	::type	::high	::low	::mode	∷name	::out	::in
		CONSTANT			std_ulogic			С	const_01	0	inst_aa/const_01_p
		CONSTANT			std_ulogic			С	const_02	1	inst_aa/const_02_p
		const_signal	c_sig		std_ulogic_vector	6	0		const_03	%CONST%/64'	inst_aa/const_03
		const_signal	c_sig		std_ulogic_vector	3	0		const_04	%CONST%/32'	inst_ab/const_04
		const_signal	c_sig		std_ulogic				const_05	1	inst_aa/const_05
		const_signal	c_sig		std_ulogic_vector	6	0		const_06	0xf	inst_ea/const_06_p
#Allo	owed f	ormats: 0x[0-9	a-f], 0[0	-7], 101	01, 'xxxx', <mark>'zzzz</mark> ', "a	abc"					
		Formats			std_ulogic					0	inst_aa/zero_p
		Formats			std_ulogic					1	inst_aa/one_p
		Formats			integer					10	inst_aa/integer_p
		Formats			real					10.2	inst_aa/real_p
		Formats			real					1_000_000.0	inst_aa/under_p
		Formats			integer					16#FF#	inst_aa/vhdl_basehex_p
		Formats			integer					2#1010_1010#	inst_aa/vhdlbase2_p
		Formats			real					2.2E-6	inst_aa/reale_p
		Formats			time					10 ns	inst_aa/int_time_p
		Formats			time					2.27us	inst_aa/real_time_p
		Formats			string					"ein string"	inst_aa/string_p
		Formats			bit_vector	7	0			"11111111"	inst_aa/bit_vector_p
		Formats			bit_vector	7	0			"1010"	inst_ea/bad_width_p
		Formats			std_ulogic_vector	7	0			'01010101'	inst_aa/std_ulogic_vector_p
#Va	ious c	ther constant	formats								
		Std_ulogic			std_ulogic_vector	7				16#FF#	inst_aa/std_u_logic_vport
		Std_ulogic			std_ulogic_vector	7	0			16#11#	inst_aa/std_u_11_vport
		Std_ulogic			std_ulogic_vector	10	0			16#FF#	inst_aa/std_u_logic_vport_ext
		Std_ulogic			std_ulogic_vector	7				0xff	inst_aa/std_u_logic_port_02
		Std_ulogic			std_ulogic_vector	7				0b01010101	inst_aa/std_u_logic_bin_p
		Std_ulogic			std_ulogic_vector	7	0			8#07#	inst_aa/std_u_logic_octv_p
		Std_ulogic			std_ulogic_vector	7	0			2#11001100#	inst_aa/std_u_logic_binv_p
		Std_ulogic			std_ulogic_vector	7				4#3030#	inst_aa/std_u_logic_quadv_p
		Std_ulogic			std_ulogic_vector	3	0			16#ee#	inst_aa/std_u_logic_hex.err_p

If the target language is VHDL, XXXXX MIX looks like in the following screenshot:

```
Mmix_simple_const_inst-a-e-rtl-a.vhd (H:\work\MIX\doc\parts\simple) - GVIM5
                                                                                                                                                                                                                             Datei Editieren Werkzeuge Syntax Puffer Ansicht Hilfe
 스 🕒 🖫 🖺 👃 🦁 🥝 🐰 🗈 📵 🔼 🕰 🚨 💄 🗂 🛣 🏋 🕸 🖣 💴
                                                                                                                                                                                                                                     ?
      Generated Signal List, Excerpt ...
               constant const_01_c : std_ulogic := '0';

signal const_02_c : std_ulogic;

constant const_02_c : std_ulogic := '1';

signal const_02_: std_ulogic;
               signal const _02 : std_ulogic;
constant const _03 c : std_ulogic_vector(6 dounto 0) := "64"; -- __I_VectorConv
signal const _03 : std_ulogic_vector(6 dounto 0);
constant nix_const _10_c : string := "ein string"; -- __I_ConstHoconv
signal nix_const _10 : string
constant nix_const _14_c : std_ulogic_vector(7 dounto 0) := "111111111"; -- __I_ConvConstant: 16#F#
signal nix_const _14 : std_ulogic_vector(7 dounto 0) := "00010001"; -- __I_ConvConstant: 16#11#
signal nix_const _15_c : std_ulogic_vector(7 dounto 0) := "00011111111"; -- __I_ConvConstant: 16#F#
signal nix_const _16_c : std_ulogic_vector(10 dounto 0) := "00011111111"; -- __I_ConvConstant: 16#F#
signal nix_const _16 : std_ulogic_vector(10 dounto 0) := "00011111111"; -- __I_ConvConstant: 16#F#
   egin
      Generated Signal Assignments
const_01 <= const_01_c;
                const_02 <= const_02_c;
const_03 <= const_03_c;
                HIX_const_10 <= HIX_const_10_c;

HIX_const_14 <= HIX_const_14_c;

HIX_const_15 <= HIX_const_15_c;
                mix_const_16 <= mix_const_16_c;
   - Generated Instance Port Map for inst_aa
 inst aa: inst aa e
   ort nap
               const_01_p => const_01,
const_02_p => const_02,
const_03 => const_03,
string_p => mix_const_10,
                std_u_11_vport => mix_const_15,
std_u_logic_vport => mix_const_14,
                 std_u_logic_vport_ext => mix_const_16,
      End of Generated Instance Port Map for inst aa
                                                                                                                                                                                                     10,31-37 Anfang
```

Search for lines with \_\_E in the comments to detect constants MIX was not able to translate properly. Verilog constant output is not very mature as of today.

#### 6.11.3 Generics and Parameters

Generics for entities are defined by a **G** in the ::mode column. The ::name column defines the generics name. If the ::out column contains a string or a number, the value will be the default of this generic.

A P in the :: mode column marks parameters. The value given in the :: out column will be applied to the instances in the :: in column.

If the :: name column is empty, MIX will assign a generated name. The HDL generic name is either the "port" name given in the ::in column or the :: name.

A example description taken from a CONN sheet will create the following output in VHDL:

::type	::mode	::name	::out	::in
integer	G	generic_a	7	g/generic_a
integer	P	parameter_a	16	g/generic_a
string	G	generic_b	"text"	g/generic_b
string	P	parameter_b	"text"	g/generic_b

```
generic_chip_e-rtl-a.vhd + ...MIX\doc\parts\simple) - GVIM2
                                                                      Datei Editieren Werkzeuge Syntax Puffer Ansicht Hilfe
   Generated Architecture Declaration for rtl of generic_chip_e
architecture rtl of generic_chip_e is
        component g_e
                 qeneric (
                         generic_a
                                         : integer
                                                           := 7;
                         generic_b
                                                            := "text"
                 ):
        end component;
begin
                 q: q e
                 generic map (
                         generic_a => 16,
                         generic b => "text para"
                 8
end rtl:
                                             14
 -!End of Architecture/s
                                                       20,3-17
                                                                    Alles
```

# 6.12 Simple text macros

Text marked with with a % on both sides is subject to be replaced, if a macro or a postfix of that name is defined. See the table of predefined macros. Additionally the contents of the input table can be referenced like %::column\_head%. If no suitable text macro is found, the text will be left as is. The text macro replacement does not operate recursively in general.

Please consider that some text macros are used internally and some have a special meaning, too. E.g. the pseudo signals %OPEN% and %LOW\_BUS%.

#### **6.13** Predefined and user macros

The following table contains a list of predefined macros. Some of them are defined at run time (e.g. the current date), some are for internal purposes only. macros marked with a yes in the "User" column can be set freely by the user on the command line or in the mix.cfg configuration file.

Macro Name	Default Value	Description	User
%0%	mix_0.pl	Program name	run time
%ARGV%	K:\Projects\MIX\PROG	Program argu-	run time
	\mix_0.pl -listconf	ments	
%BUFFER%	buffer		yes
%BUS_TYPE%	std_ulogic_vector		yes
%CONST%	CONST		yes
%DATE%	Mon Jun 30 16:22:41 2003-06-30	Current date	run time
%DEFAULT_MODE%	S	Signal default	yes
		mode	

%EMPTY%		Empty string	yes
%GENERIC%	GENERIC		-
%H%	\$	internal	-
%HIGH%	mix_logic1	Name of logic	yes
		high value	
%HIGH_BUS%	mix_logic1_bus	Name of logic	yes
		high value bus	
%HOME%	H:\		-
%IOCELL_SELECT_	select		yes
PORT%			
%IOCELL_TYPE%	E_DEFAULT_IOCELL		-
%IOCR%	\n		-
%LANGUAGE%	vhdl		yes
%LOW%	mix_logic0		yes
%LOW_BUS%	mix_logic0_bus		yes
%NULL%	0		-
%OPEN%	open		-
%PAD_CLASS%	PAD		yes
%PAD_TYPE%	_E_DEFAULT_PAD		-
%PARAMETER%	PARAMETER		-
%PROJECT%	NO_PROJECT_SET		yes
%SIGNAL%	std_logic		yes
%SPACE%			yes
%TAB%	\t		-
%TBD%	W_TO_BE_DEFINED		-
%TOP%	TOP		yes
%UNDEF%	ERROR_UNDEF		-
%UNDEF_1%	ERROR_UNDEF_1		-
%UNDEF_2%	ERROR_UNDEF_2		-
%UNDEF_3%	ERROR_UNDEF_3		-
%UNDEF_4%	ERROR_UNDEF_4		-
%USER%	wig		run time
%VERILOG_TIMESC	'timescale 1ns / 1ns;		yes
ALE%			
%VERSION%	Revision 1.12		-
%VHDL_NOPROJ%	- No project specific VHDL li-		-
	braries		
%VHDL_USE%	- No project specific VHDL li-		yes
	braries		
%VHDL_USE_ARCH%	%VHDL_USE_DEFAULT%		yes
	%VHDL_USE%		
%VHDL_USE_CONF%	%VHDL_USE_DEFAULT%		yes
	%VHDL_USE%		
%VHDL_USE_DEFA	library IEEE; use		yes
ULT%	IEEE.std_logic_1164.all		

%VHDL_USE_ENTI	%VHDL_USE_DEFAULT%	yes	
TY%	%VHDL_USE%		

The default values can be changed by using

-conf macro.%THIS\_MACRO%=my\_value command line switch. New macros can be defined the same way.

Alternatively a line like

MIXCFG macro.%THIS\_MACRO% my\_value to the mix.cfg configuration file will achieve the same result.

#### 7 CONN sheet macros

To simplify the wiring of standard interfaces, MIX provides the connection macro facility. The connection macros are entered just like any other connection, but are marked by MH, MD and MX in the ::gen column. MH is the macro header line, which has to be followed by one to many MD macro definition row. The first non-comment line without a MD tag stops the macro definition.

The tag MX marks lines subject to be macro expanded. The macro expansion takes place after the initial tables were parsed.

You can define simple, one-letter variabes in the macro cells. Any text in ::ign, ::gen, ::comment and ::descr cells of a MH and MX row will not be subject to matching and evaluation, but be ignored. Apart from that the column names have no special meaning.

A simple example will illustrate the connection macro usage.

∷ign	∷gen	::cola	::colb	::colc	acold	::cole	::colf	::colg
	MH	\$n	\$1	\$h	alarm_time_\$4_\$5			
	MD	Uddrv_gen_\$n	\$1	\$h	alarm_time_\$4_\$5		d_\$4_\$5/alarm_time(3:0)	Display storage buffer \$n \$4_\$5
	MD	Uddrv_gen_\$n	\$1	\$h	current_time_\$4_\$5		d_\$4_\$5/current_time(3:0)	Display storage buffer \$n \$4_\$5
	MD	Uddrv_gen_\$n	\$1	\$h	key_buffer_\$n		d_\$4_\$5/key_buffer(3:0)	Display storage buffer \$n \$4_\$5
	MD	Uddrv_gen_\$n	\$1	6	display_\$4_\$5	d_\$4_\$5/display(6:0)		Display storage buffer \$n \$4_\$5
	MD	Uddrv_gen_\$n	\$1	\$h	alarm	d_\$4_\$5/sound_alarm=(\$n)	u_and_f/y(\$n)=(\$n)	Display storage buffer \$n \$4_\$5
	MX	0	Display	3	alarm_time_ls_min			
	MX	1	Display	3	alarm time ms min			

Here the macro header MH defines the variables \$n, \$1, \$h, \$4 and \$5. The MIX parser extracts the MH row and accompanying MD rows (five lines here) from the table. In a second run each MX row will trigger a match operation against all MH definitions. MX and MH are a match, if each cell defined in the MH row has a matching counterpart in the MX row. Variables in the MH cells are considered to match any string ( .+ in perl regular expression syntax). Thus the first MX line matches the MH lines here. The variables defined in the MH cells are assigned the matching values from the MX line. E.g. \$n will be 0 for the first MX, 1 for the second. The variable \$4 is assignd ls, \$5 is min.

If MX and MH match, the accompanying MD lines are executed. Variables are replaced by the value they are assigned too, currently. Here the first MX will result in the following table to be generated:

::cole	::colf	::colg
	d_ls_min/alarm_time(3:0)	Display storage buffer 0 ls_min
	d_ls_min/current_time(3:0)	Display storage buffer 0 ls_min
	d_ls_min/key_buffer(3:0)	Display storage buffer 0 ls_min
d_ls_min/display(6:0)		Display storage buffer 0 ls_min
d Is min/sound alarm=(0)	u and f/y(0)=(0)	Display storage buffer 0 Is min

The ::gen column is set to G<sub>MX</sub> after evaluation. Empty cells in MD lines are filled with the value given by MX, if any.

Please see the contrib directory for commonly available connection macros (t.b.d.).

#### 8 Generator statements

#### 8.1 Hierachy Generator Operators

Another powerfull feature of MIX are the generator statements. The generators are applied after initial tool setup and connection macro evaluation, first the hierarchy generators, then the connection generators.

Generators are defined in the ::gen column. Basically three types are available:

• Constructor generators: \$i(N..M)

• Match generator: /match\_expression/

• Bounded match generator: \$i(N..M),/match\_expression/

match\_expression is like perl(1) regular expressions, but with some extensions and specials.

#### **8.1.1** Constructor Generator statement

MIX takes the variable and the range definied in ::gen and evaluates the rest of the row for each value in the range. Currently only one variable is allowed and the range has to be of form (N..M).

A simple example illustrates the usage:

∷ign	∷gen	∷variants	∷parent	∷inst		∷lang	centity	∷config
	\$i(110)		inst a	inst \$i	VHDL		inst \$i e	inst \$i e rtl conf

will give ten instances from inst\_1 to inst\_10, each being a submodule of inst\_a with each having a entity inst\_1\_e to inst\_10\_e, dito. for the configuration. Simple arithmetic can be applied to derive values from the run time parameter \$i.

Constructor's will yield new instances. An instance name has to be given in the ::inst column.

#### 8.1.2 Match generator

For each instance defined up to now, match\_expression is evaluated. If this yields true, the line is executed. Parts of the expression in parantheses are used to set the variables \$1, \$2, ... accordingly. See the perl regular expression man page perlre(1) for more details. This variables can be used in the other cells. Simple arithmetic is possible, e.g. \$i + 1 or \$1 \* 2.

A match generator will yield new instances only if the name in the ::inst column is set to a value different from the matching instance.

Example:

XXX t.b.d.

#### **8.1.3** Bounded match generator

By adding a run variable and a range \$i(N..M), match generators can be restricted to only apply if the variable \$i is within the range. \$i has to be defined in match\_expression and will match any number.

In opposite to the constructor generator, MIX will not evaluate all possible values for \$i, but only make sure \$i stays within the bounds of the range.

Example:

XXX t.b.d.

#### 8.1.4 Advanced features of the match generators

The match expression can contain references to all fields of the to match object with the ::NAME\_OF\_COL=string(match):: reference.

E.g. the connection generator

	∷ign	::gen	∷type	∷iname	cout	cin
		\$i(270302),/iom_(.*)::pin=\$i/	std_ulogic	i_\$i_{\$i+1}	iom_\$1/serial_o	
ſ		\$i(271303),/iom_(.*)::pin=\$i/	std_ulogic	i_{\$i-1}_\$i		iom_\$1/serial_i

will wire all instances iom\_.\* having a property ::pin in the given range with a newly defined signal i\_N\_N+1. iom\_foo with ::pin = 270 port serial\_o will drive the signal i\_270\_271, the instance iom\_bar with ::pin = 271 is connected to the signal i\_270\_271 to it's port serial\_i by the next line. for instance iom\_foo only the first line matches, thus that module will net get a connection to serial\_i by these generator lines.

A trainling :: can be omitted. If two propertied are to be matched, this will look like /::prop1=(.\*)::::prop2=string(match?)/

#### 8.1.5 Additional Information

Match generators work the same way on the CONN sheets. By default the match expression will match against all defined instances, not connections.

To make a match expression iterate over all connection, prefix the whole expression by the CONN: keyword.

Please have a look into the distributed howto.xls and the macro.xls in the test case directory t to see more examples.

#### 9 IO sheet

A third category of input specification is the IO sheet. The contents of the IO sheet is parsed and translated into instances of io cell blocks and pad cells and connections of the io logic with the design core logic.




Image 3: IO Cell and Pad Layout

The IO sheet is a simple way to specify the connections of the IO cell to the design core logic. MIX will derive the connections of the DI(0..n), DO(0..n), PU(0..n), PD(0..n), EN(0..n) and the accompanying select lines. MIX will not add special purpose connections and the IO cell to Pad cell connections. This should be done by using the macro and generator statements in the CONN sheets. A simple example illustrates the various input fields and their usage.

71 311	A simple example mustrates the various input herds and their usage.											
∷ign	∷class	∷ispin	∷pin	∷pad	∷type	::iocell	∷port	∷name	∷muxopt	::muxopt	∷muxopt	::muxopt
	%SEL%						sel	pad	iosel_0	iosel_1	iosel_2	iosel_3
	DATA_I	1	1	1	w_pad_i	icc <u>g</u> i	di	data_i1	data_i1.0	data_i1.1	data_i1.2	data_i1.3
	DATA_O		1	2	w_pad_o	icc <u>g</u> o	do	data_o1	data_o1.0	data_o1.1	data_o1.2	data_o1.3
	%SEL%						sel	pad	iosel_disp	iosel_ls_min		
	DISPLAY	1	12	12	w_disp	icc_r_io	di,	disp_2	di2.0,	,		
							do,		disp2.0,	dis_ls_min.0,		
							en		disp2_en.0	dis_ls_en		
	DISPLAY	1	13	13	w_disp	icc_r_io	di,	disp_3	di2.1,	,		
							do,		disp2.1,	dis_ls_min.1,		
							en		disp2_en.1	dis_ls_en		
	DISPLAY	1	14	14	w_disp	icc_r_io	di,	disp_4	di2.3,	,		
							do,		disp2.3,	dis_ls_min.2,		
							en		disp2_en.3	dis_ls_en		
	DISPLAY	1	15	15	w_disp	icc_r_io	di,	disp_5	di2.4,	,		
							do,		disp2.4,	dis_ls_min.3,		
							en		disp2_en.4	dis_ls_en		

#### 9.1 IO sheet column header

The IO sheet starts with the usual header line, defining mandatory and optional columns:

- ::ign A # marks a comment line. Has to be first column. Optional.
- ::class The class name is forwarded to the ::class field of the CONN sheet. (opt.)
- ::ispin Set to one it this pad is actually bonded (ignored by MIX).
- ::pin Number or name of the pin. (ignored by MIX)
- ::pad The primary key of the IO sheet. Has to an integer value. The pad numbers do not have to be consecutive. Mandatory column.
- :: type Defines the entity of the generated pad cell.
- ::iocell Defines name and entitiy of the generated io cell
- ::port Define the io cell port name towards to the core logic. Port names are separated by , and/or ¡Alt¿¡CR¿.
- ::name pad name
- :: muxopt Connection matrix of io cell ports to core logic. Signals are separated

by , and/or ¡Alt¿-¡CR¿. Signals may be single bits or a one bit bus

slice. Type core\_sig.N or core\_sig(N) for bit N of the core signale core\_sig.::muxopt is allowed to appear several times. The number of

signals and the order matches the port names in the ::port field.

#### 9.2 IO sheet %SEL% rows

The rows with the key %SEL% in the ::class field define the wiring of the IO cells multiplexer select lines. The name in the ::port field defined the io cell port to connect to. The ::name field is ignored. The signal names listed in the ::muxopt columns are connected from the designs core with the appropriate slice of the io cell multiplexer select lines (one hot select lines). The leftmost ::muxopt connects to bit 0, the next to bit 1 and so forth. core\_sel.Norcore\_cel(N). can be used to wire select buses. The number of non-empty consecutive ::muxopt fields also define the width of the multiplexer. The actual multiplexer width is stored in the %::\_muxwidth\_% field. The given values for the select lines are valid until the last row or another %SEL% line is found.

\*NOSEL\* will stop usage of in/out multiplexer and select lines.

Setting the configuration switch "iocell.select" to "bus" changes from a one-hot architecture to a select bus architecture. The select bus name is take in the leftmost::muxopt column, an appropriate width is calculated by the number of defined::muxopt columns.

# 9.3 IO sheet pad rows

All other rows make up the connection matrix. For each row an io cell is instantiated. By default this io cell's name is composed by the type listed in the ::type field with the ::pad number attached, separated by a \_.

Secondly a pad cell is instantiated. By default this pad cell's name is composed from the prefix padand the pad number as given in the : :pad field. The default naming for both io cell and pad is given by the configuration variables

```
pad.name = %PREFIX_PAD_GEN%%::pad%
iocell.name = %::iocell%_%::pad%
```

You can leave unused :: muxopt columns empty. Then MIX will reduce the number of select lines accordingly.

#### 9.4 IO cell and Pad connections

MIX IO sheet parser connects the IO cell internal interface towards the design core logic, only. Connections between pad and io cell need to be defined explicitely, usually be means of ::gen match operators.

Additional wires for NAND tree or boundary scan are specified the same way. Signal busses need to be defined properly, esp. the width and type. MIX will derive these properties from the definition. The generated pad and iocells need to be linked into the design hierarchy properly, e.g. by adding

:: gen match operators in the HIER sheet.

	HER							
::ign	::gen	::variants	::parent	::inst	::lang	::entity	::config	::comment
#Pad	ds, name is pad_NN,NN is the	number from	:pad colu	mn in IO				
		Default	%тор%	padframe	vhdl	padframe_e	%::entity%_cor	nf
	/pad_(\d+)/	Default	padframe	pad_\$1	vhdl		%::entity%_cor	nf
	/ioc_(.*)/	Default	padframe	ioc_\$1	vhdl		%::entity%_cor	ıf
		CON						
aign	::gen	::bundle	::dass	::dock	:type	::high :	iow ::mode <mark>::r</mark>	name

		COM										
aign	i igen	::bundle	::dass	∷dock	:type	::high	dow	::mode	::name	::out	tin	::descr
#St	Standard Pad Cells wiring: do, en, di; triggered by i ocell name which is of the form i oc_[rg]_[io]_N will be derived by the IO											
	/ioc_(lw_\w*o\w*)_(\d+)/	PAD_CTRL	0	multiple	std_ulogic				pad_do_\$2	ioc_\$1_\$2/p_do	pad_\$2/do	data out
	/ioc_(\w_\w*o\w*)_(\d+)/	PAD_CTRL	0	multiple	std_ulogic				pad_en_\$2	ioc_\$1_\$2/p_en	pad_\$2/en	pad enable
	/ioc_(lw_\w*i\w*)_(\d+)/	PAD_CTRL	0	multiple	std_ulogic				pad_di_\$2	pad_\$2/di	ioc_\$1_\$2/p_di	data in

# 9.5 IO Parser global configuration

Some global configuration are available to tailor the IO sheet parser behaviour:


iocell.name	Rule determines naming of the io cell instances. De-
	fault "%::iocell_%::pad%"
iocell.auto	If set to "bus", create busses as needed. Otherwise
	MIX relies on appropriate definition of busses by the
	CONN sheets.
iocell.bus	If iocell.auto is set to bus, MIX will attach the
	keyword listed here (_vector) to signal type defini-
	tions.
iocell.defaultdin	Defines default iocell port direction. Default: in
iocell.in	comma and/or white-space separated list of in ports
	Default: do, en, pu, pd, xout
iocell.out	list of io-cells out ports Default: di, xin
iocell.select	List of keywords defining the select multiplexer con-
	nections: onehot -> use one hot architecture for se-
	lect lines, bus -> use select line bus, auto -> cal-
	culate width of select bus or one-hot based on %SEL%
	width; Default: onehot, auto
pad.name	Rule determines the naming of the pad instances. De-
	fault: "%PREFIX_PAD_GEN%%::pad%"

# 10 $I^2C$ sheet

The  $I^2C$  sheet is one more category of input specification. It's content describes connections from other modules to  $I^2C$  registerblocks. The hierarchical position of a registerblock can be defined in the HIER-sheet.

# 10.1 I<sup>2</sup>C regsiterblock

The I<sup>2</sup>C module is split into two seperate untis called I<sup>2</sup>C-kernel and I<sup>2</sup>C-registerblock. Settings made in a MIX-I<sup>2</sup>C-sheet only describe registerblock specific Informations. Here you can see a serial I<sup>2</sup>C-registerblock.



A I<sup>2</sup>C-registerblock consists of a transceiver, one or more synchronisation blocks and some registers (max. 255). The registers direction, synchronisation, in-/out-connections... can be specified in the I<sup>2</sup>C sheet. The or\_block is a simple script generated block which connects incoming signals to a or and outgoing ones to the transceiver. This work has to be done by a MIX external script, because MIX is not thought for generating logics.

#### 10.2 I<sup>2</sup>C sheet column header

The following section describes the meanings of identifiers used in a MIX I<sup>2</sup>C sheet. Default settings and mendatory/optional specification can be found in the table bellow.

every columns row, containing # or // is ignored by MIX

**::variants** select a line depending on the -variant command line switch. If -variant VAR is set,

only lines whose :: variant cell contains the keyword VAR, default or empty, are selected and read in. several variants may be given in one cell, separated by ",". Without specifying the -variant switch, the "default" and empty :: variant cells

are read in and evaluated.

**::ign** ignore this row if # is detected.

**::variants** select a variant.

::type register type; only serial registers implemented yet.

**::dev** specify the device name

**::sub** define registerblock subaddress

::interface domain name

::block registerblock Name. The registerblock name and its sub-address are building the

instance-name.

::dir defines a registers input/output direction, possible values are: R, W or RW

**::spec** update signal

**::clock** set a clock domain. Every I<sup>2</sup>C register may receive it's own clock.

**::reset** specify a Reset signal. This signal resets the  $I^2C$  registers.

::busy busy signal

**::b** specifies a signal which is connected to a registers pin. This is a multiple column

which can be used to set different signals to the same register

**::init** Set initializing value of register connection(s).

**::rec** Set recommended value of a register connection(s).

**::comment** all entries in these cells are threaten as comments. MIX will keep comments to put

them later into VHDL/Verilog output.

<b>Column name</b>	Descriptionend	Default value	Req.	Example
::ign	Ignore line	<empty></empty>	man.	# comm.
::variants	Variant selector	Default	opt.	Var1
::type	Register type	serial	man.	serial
::dev	Device name	n/a	man.	FRCA0
::sub	Sub address	VHDL	opt.	27
::interface	Domain name	W_NO_CONFIG	man.	cc0
::block	Block Name	<empty></empty>	opt.	mc
::dir	Direction	<empty></empty>	opt.	RW
::spec	Update Signal	NTO	opt.	takeover_b72
::clock	Clock Domain	<empty></empty>	opt.	clkcc81
::reset	Reset Signal	<empty></empty>	opt.	asresc_n
::busy	Busy Signal	<empty></empty>	opt.	b81
::b	Bit n	<empty></empty>	man.	FMSYN.2
::init	Reset Value	<empty></empty>	opt.	0
::rec	Recommended Value	<empty></empty>	opt.	0
::comment	Comment field	<empty></empty>	opt.	This is a com-
				ment

# **10.3** I<sup>2</sup>C Parser global configuration

Also here some global configuration are available to tailor the I<sup>2</sup>C sheet parser behaviour:

i2c_cell.type	specifies the default register type (d	efault: ser)					
i2c_cell.%IIC_SER_R	REG%prefix for serial subregister entity (default:						
	iic_ser_reg_)						
i2c_cell.%IIC_PAR_R	REG prefix for parallel subregiste	r entity (default:					
iic_par_reg_)							
i2c_cell.%IIC_SYNC	%et prefix for sync-block (default: s	ync_iic)					

# 10.4 $I^2C$ Sheet example

In this section a example will demostrate  $I^2C$  sheet usage, by connecting the a\_clk example to a registerblock. < t.b.d>

# 11 VI2C sheet

# 12 Alarm clock example

# 13 Alarm clock example

# 14 MIX converter man page

#### 14.1 Synopsis

#### 14.2 Command line switches

-out OUTPUTFILE.ext

defines output filename and type

-outenty OUT-e.vhd|ENTY|COMB

Write all entities into OUT-e.vhd.

If argument is ENTY, each entity will be written

into a file called entityname-e.vhd.. (The exact

naming depends on changeable rules).

If argument is COMB, entity, architecture and configuration

will all be written into one file called entityname.vhd

-outarch OUT-rtl-a.vhd|ARCH|COMB

See description of outenty option.

-outconf OUT-c.vhd | CONF | COMB

See description of outenty option.

-combine

write entity, architecture and configuration into one file for each entity. Shortcut for setting -out[enty—arch—conf] to COMB individually.

-dir DIRECTORY

write intermediate, internal and backend data into the given DIRECTORY. By default MIX writes to the current working directory

-top TOPCELL

use TOPCELL as top. Default is TESTBENCH or daughter of TESTBENCH.

```
-adump
```

dump internal data in ASCII format, too (debugging, use with small data set).

- -variant VAR1 Select VAR1 from the HIER worksheet.
- -conf key.key.key=value

Overload \$EHkeykeykey with value or add a new configuration variable.

-listconf

Print out all available/predefined configurations options

-delta

Output will be compared against previous runs.

-sheet SHEET=MATCH

SHEET can be one of "hier", "conn", "vi2c". MATCH is a perl regular expression.

-strip

Remove old and diff sheets. These sheets are named with "O\_" or "DIFF".

# Add your options here ....

"Standard" options:

my @stdopts = qw(help|h! verbose|v! quiet|q! nobanner! debug:i
 makeopts=s@ gmakeopts=s@);

Caveat: the -h option will not work on MS-Windows

# 14.3 Runtime options and configuration

Runtime configuration is controlled by (increasing precedence):

- built-in default values
- mix.cfg files, if found \$HOME, \$PROJECT and/or in current directory. Format is: MIXCFG name.of.conf *value*
- CONF sheet found in input xls files
- command line switch: -conf foo.bar=value
- dedicated command line options

MIX reads in mix.cfg configuration files in the following locations:

- 1. \$ENV{HOME}
   "HOMEDRIVE", "HOMEPATH", "USERPROFILE" or "C:\"
   (only from the first matching location)
- 2. \$ENV{PROJECT}
- 3. "." (cwd)

Order: HOME / HOME / cwd() / -conf (last wins)

#### 14.4 Misc features

#### **14.4.1** -delta mode

Do not change output files, but report number of changes. Adds extra sheets DIFF\_CONN and DIFF\_HIER (and old versions of them) to the intermediate output. The FOO.pld internal output gets overwritten, though. All messages are appended to mix\_0.pl

If a new HDL-file needs to be created by the changes, the -delta mode is not be applied for that file, but it is generated as new. If you never have written a FOO-mixed.xls intermediate output, there is no HIER or CONN sheet generated.

By adding the following two lines to your configuration (e.g. ./mix.cfg), delta mode will be the default:

```
MIXCFG output.generate.delta 1 MIXCFG output.delta sort,remove
```

See the configuration option description for more details.

-nodelta switches delta mode off, then.

#### 14.4.2 Imtermediate Excel Sheet

Format of intermediate xls sheet will be kept as is as long as the number and order of columns is unchanged.

MIX saves three old versions of the generated HIER and CONN sheets. The worksheets names are rotated by a trailing  $_{\perp}$  and number.

#### 14.4.3 Output Redirection

MIX writes all output into the current working directory. By using the

```
-dir DIRECTORY
```

option, you can set the output directory for all intermediate, internal and HDL files to DIRECTORY. Absolute path names defined by other options (e.g. -out) are not changed, though. If DIRECTORY does not exist it will be created. To have separate output directories, use the mix.cfg file:

```
MIXCFG output.path HDLDIRS
MIXCFG internal.path MIXINTERNAL
MIXCFG intermediate MIXINTERMEDIATE
```

writes internal, intermediate and HDL files to the given pathes. All directories have to exist and will not be created.

# 15 Alarm clock example

#### 15.1 Core logic

## 15.2 IO logic

# 16 Other examples

# 17 Known Bugs and limitations

MS-Win/UNIX end-of-line issue: Some EDA tools are not able to cope with the different end-of-line (CR vs LF/CR) of UNIX and MS-Windows. Use:

\$ module load freeware; recode "pc..lat1" \*.vhd
or (in MIX's Base directory):

\$ dos2unix.pl <filename>

for Dos to Unix convertion and:

\$ unix2dos.pl <filename>

for Unix to Dos convertion.

# 18 Issue tracking: CADNET - Issue tracking - CAD Software - MIX

If you find unexpected or buggy behavior, please issue a trouble ticket. Don't forget to add a short description. The test case should contain all source files and also log files, the exact command line switches and configuration files applied.

Please provide a comprehensive description of issues found including all required input data and command line switch to allow fast debugging and fixing.

## 19 Links

# 19.1 MIX paper and documentation

EDP\_2003\_final\_030331.pdf

MIX\_Specification.xls (see \\Galaxy\Development\PROJECTS\MIX)

MIX\_Intro.ppt (see \\Galaxy\Development\PROJECTS\MIX

#### 19.2 Micronas internal

Micronas HDL coding guidelines.pdf

#### **19.3** Others

#### 19.4 Resources

Downloads for:

- IO Examples
- Standard bus examples

- NAND Tree
- BS example
- miscellaneous useful macros

# 19.5 Used Software

- Perl
- Komodo
- Vim
- WinCVS

# 19.6 Release Notes

#### 19.6.1 20030716

see doc\release\_20030716.txt

#### 19.6.2 20030709

see doc\release\_20030709.txt

#### 19.6.3 20030605

See doc\release\_20030605.txt