

# Fast-Start SerDes Links for Neuromorphic Hardware Systems

Presenter: Bitan Mallik

Institute: Principles of Electrical and Electronic Engineering

Chair: Highly-Parallel VLSI Systems and Neuro-Microelectronics



Erlangen, Thursday 11<sup>th</sup> Oct 2018



DRESDEN  
concept  
Exzellenz aus  
Wissenschaft  
und Kultur

# Motivation


## Neuromorphic Waferscale System: 1<sup>st</sup> Generation



## Off-Wafer Packet Routing Network

# Introduction

## Neuromorphic Waferscale System: 2<sup>nd</sup> Generation



Logical Off-Wafer Data Routing Network



- Aim is to design a new **Serial link** for the next generation Neuromorphic Waferscale System.
- Target interface is **DNC-HICANN**

### New Serial Link Properties:

- **Asynchronous** operation to minimize power and maximize total throughput.
- Activate **Burst Mode** communication to achieve low Latency and low Energy/bit.
- Switch to **TSMC® 65 nm CMOS process** to get higher integration density.

# Current Trends


## Why Asynchronous Operation?



- Serial link operates more efficiently in asynchronous mode → low power
- Install double the number of links in the same hardware space → high bandwidth


# Current Trends

## Why Burst Mode Operation?



- Serial links with Burst Mode operation get up to  **$\leq 1$  pJ/bit** energy efficiency.


## Burst Mode Communication Principle



- Payload is transferred in burst of packets
- Only power-on during payload shipment otherwise power-off
- Low energy efficiency for low link utilization (proportional)


# Current Trends

## Activation of Burst Mode Operation in Serial Link: Practical Scenario



Real Burst-Mode Serial Link

Energy Efficient Burst-Mode Serial Link



## Target Figure of Merits of the Link

- Very low  $T_{WAKEUP}$  for low Latency and low BMEE
- $P_{IDLE} \ll P_{ON}$  ( $P_{IDLE} \sim P_{OFF}$ ) for low BMEE
- $P_{ON}$  as low as possible for low BMEE
- Minimum energy loss during wakeup (low  $E_{WAKEUP}$ )

$$BMEE = \frac{T_{ON} * P_{ON} + T_{WAKEUP} * P_{ON} + E_{WAKEUP} + T_{IDLE} * P_{IDLE}}{\text{Number of payload bits}}$$




# Figure of Merits

## Target Figure of Merits of the Link

- **Power switching** to activate Burst Mode operation
- Very fast start typically  $T_{\text{WAKEUP}}$  in **few nano-seconds**
- Architecture with **LVDS IO** standard to get low  $P_{\text{ON}}$
- Design to achieve very low  $P_{\text{IDLE}}$  ( $P_{\text{IDLE}} \ll P_{\text{ON}}$ )
- Avoid unbound leakages during switching (low  $E_{\text{WAKEUP}}$ )

TSMC® 65 nm Deep N-well Process

## LVDS Link Architecture




## Components


- Fast-Start Transmitter (Tx)
- Fast-Start Receiver (Rx)
- Transmission Line (e.g. backplane, PCB connector, micro-strip line, FR4, twin-axial cable etc.)

# Receiver Architecture

## Concept of the Fast-Start Receiver (Rx)



The behavior is verified in Verilog!




A Functional Model of the Fast-Start Receiver



# Fast-Start Rx Design


## Fast-Start Rx Block Level Design



# Transmitter Architecture


## Concept of the Fast-Start Transmitter (Tx)

- A compatible receiver expects the target data frame at input
- After wake up, the transmitter sends a continuous stream of Power Up Bits (1'b1), until the receiver is powered on.
- $V_{OCM}$  during Idle can be maintained by a bypass circuit



## Control Scheme of the Fast-Start Transmitter



PWR	WKP	System State
0	?	Power Down
1	0	Idle
1	1	Start-up



A Functional Model of the Fast Start Transmitter

# Fast-Start Tx Design

## Fast-Start Tx Block Level Design



- Typical  $T_{\text{WAKEUP}} < 1.5 \text{ ns}$  (worst case  $\sim 4.14 \text{ ns}$ )
- $P_{\text{ON}} \sim 9.17 \text{ mW}$  and  $P_{\text{IDLE}} \sim 209.5 \text{ } \mu\text{W}$  (97% reduced)

## Verified at the Transistor Level!

(in progress..)

# Thank you for your attention!

Check the link: [www.humanbrainproject.eu/en/silicon-brains/](http://www.humanbrainproject.eu/en/silicon-brains/)

Contact for queries: [mallik.bitan@gmail.com](mailto:mallik.bitan@gmail.com)

Copyright of the Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, TU Dresden, all rights reserved.  
Contents may not be copied, emailed, posted, or otherwise transmitted without the copyright holder's express written permission. Users may print, download or email slides for individual use only.



BrainScaleS

HPSN, TU Dresden is an official partner of the BrainScaleS since January 2011.  
In 2013, 2016 and recently up to 2023 the project rights are revalidated.

Link: <https://tu-dresden.de/ing/elektrotechnik/iee/hpsn/forschung/forschungsprojekte>

