Contribution chart

Brian Marte – Individual contributor.

Final Project Calculator

COURSE-CST-223001.2021

Instructor: Jannatun Naher

Due Date: 5/3/2021

By: Brian Marte

OBJECTIVES

Design a calculator which takes two inputs with 4-bit width and it can do 4 arithmetic or logic operations. The user has a 4-input button (which acts as 1 bit input) and based on that; the user can decide which operation needs to be performed. The calculator will provide the final one output with 4-bits for that specific operation, which the user has chosen.

Also, to the above make sure to include the following

- Level 0, Level 1, and/or Level 2 block diagram of the calculator
- The VHDL code for each component and the top-level code
- · Simulate and design

INTRODUCTION

We will build a calculator using a top-down approach using VHDL code in the process to simulate the proposed hardware.

Level 0 of the calculator, shows the inputs from outside influence and the single 4-bit output. We can see that the input A and input B both are 4-bit as described earlier in the text.

Level 0 Diagram:




Figure 1. Level 0 of Calculator

Level 1 of the calculator is the collection of all the individual operations within the calculator. This is best described as the connections (signals) between the individual operations




Figure 2. Level 1 of the calculator

Level 2 of the calculator are the individual operations. This will be as if the operations were standalone, and then added into a package. These are the 'Adder', 'Subtractor', 'And' operation, 'Or' operation, the 4:2 encoder, and the 4:1 Mux.




Figure 3. Collection of Level 2 operations

PROCEDURES

- 1) Draw/Write out the design of the calculator with desired functions.
- 2) Use the written-out design to write VHDL code in ModelSim/Quartus software
- 3) Use that code to simulate and analyze behavior of the design.
- 4) Show results of simulation and discuss.

RESULTS & ANALYSIS

CONCLUSION & DISCUSSION

Using the top-down method of design is the most preferred in hardware design. Due to its adaptability and ease to making changes as needed dynamically. Using this approach is has its benefits of producing the desired designing faster.

The operation should have the two inputs and depending on the selection of add, sub, and/or logic operation. Then the circuit should perform those operations depending on what was selected.

REFERENCES

Floyd, Thomas L., Digital Fundamentals 11th ed.

APPENDIX

```
__ C:\Users\BM_SchoolPC\Desktop\SCHOOL WORK\CST 213 223 - DIGITAL CIRCUITS + LAB\PROJECT\Or_g
  Ln#
   1
         library IEEE;
   2
         use IEEE.STD_LOGIC_1164.ALL;
   4
      pentity OR_gate is
   5
   6
        Port
   7 🗦 (
        A : in std_logic_vector(1 downto 0); -- using single bit input
   8
        C: out std_logic
   9
       end entity;
  10
  11
  12
  13 parchitecture beh of OR gate is
  14
  15 □ begin
  16
        C \le A(0) \text{ or } A(1);
  17
  18
        end beh;
  19
  20
```

Figure 4. Or Gate VHDL Code

```
__ C:\Users\BM_SchoolPC\Desktop\SCHOOL WORK\CST 213 223 - DIGITAL CIRCUIT
  Ln#
   1
   2
        library IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
   3
   4
   5 Figure entity AND gate is
   6
   7
        Port
  8 🛱 (
       A,B : in std_logic; -- using single bit input
C: out std_logic
-);
  9
  10
  11
       end entity;
  12
  13
 14 parchitecture beh of AND gate is
 15
 16 🛱 begin
  17
        C \le A and B;
  18
      end beh;
  19
  20
```

Figure 5. AND Gate VHDL code

```
C:\Users\BM_SchoolPC\Desktop\SCHOOL WORK\CST 213 223 - DIGITAL CIRCUITS + LAB\PROJECT\Add_Sub.vhd -
 Ln#
       LIBRARY ieee;
  1
  2
       USE ieee.std_logic_l164.ALL;
   4
      □ ENTITY bitAdder IS
     PORT (a: IN STD_LOGIC;
   5
             b: IN STD LOGIC;
  6
  7
             cin: IN STD LOGIC;
  8
             add sub : IN STD LOGIC;
  9
             y: OUT STD LOGIC;
              cout: OUT STD LOGIC);
  10
     END bitAdder;
 11
 12
 13
      ARCHITECTURE behavior OF bitAdder IS
      signal b sub : STD LOGIC := '1';
 14
      □ BEGIN
 15
     中
 16
            process(a, b, cin, add_sub)
 17
           begin
      白
                if (add_sub = '0') then
 18
 19
                    b sub <= (not b);
 20
                    y <= (a XOR b sub) XOR cin;
     上
 21
                    cout <= (a AND b_sub) OR (b_sub AND cin) OR (a AND cin);</pre>
 22
               else
                    y <= (a XOR b) XOR cin;
 23
 24
                    cout <= (a AND b) OR (b AND cin) or (a AND cin);</pre>
 25
 26
           end process;
     END behavior;
 27
 28
```

Figure 6. Add-Sub VHDL code

```
__ C:\Users\BM_SchoolPC\Desktop\SCHOOL WORK\CST 213 223 - DIGITAL CIRC
  Ln#
   1
         library IEEE;
   2
        use IEEE.STD_LOGIC_1164.all;
   4
       □ entity mux 4tol is
   5
       port (
   6
   7
             A,B,C,D : in STD LOGIC;
   8
              S0,S1: in STD LOGIC;
   9
              Z: out STD LOGIC
         );
  10
        end mux_4tol;
  11
  12
      architecture bhv of mux_4tol is
  13
  14 🗦 begin
      process (A,B,C,D,S0,S1) is begin
  15
  16
      if (S0 ='0' and S1 = '0') then

Z <= A;

elsif (S0 ='1' and S1 = '0') then
  17
  18
  19
  20
              Z <= B;
       = elsif (S0 ='0' and S1 = '1') then
  21
       Z else
  22
               Z <= C;
  23
  24
              Z <= D;
  25
          end if;
  26
  end process;
end bhv;
  30
```

Figure 7. 4:1 Mux VHDL Code

```
C:\Users\BM_SchoolPC\Desktop\SCHOOL WORK\CST 213 223 - DIGITAL
  Ln#
  1
       library IEEE;
  2
       use IEEE.STD_LOGIC_1164.all;
   3
      □ entity encoder4to2 is
   4
      port(
   5
   6
        a : in STD_LOGIC_VECTOR(3 downto 0);
   7
        b : out STD_LOGIC_VECTOR(1 downto 0)
       h);
  8
       end encoder4to2;
  9
  10
  11
       architecture bhv of encoder4to2 is
  12
      □ begin
  13
  14
        b(0) \le a(1) \text{ or } a(2);
  15
       b(1) \le a(1) \text{ or } a(3);
       end bhv;
  16
  17
  18
```

Figure 8. 4:2 Encoder VHDL code