## Wire Names

- \* Each Wire instance is unique.
- In text, this usually requires a unique name for every Wire instance.
- In diagrams, Wire names are implicit. [3]

## Phases

- \* 1. Build
- 2. Load
- \* 3. Initialize.
- ♣ 4. Run