Ben Linam Dylan Hall EEL4712L 11 Nov. 2018 Lab 6

EEL4712L Lab 6 – Bus Structure Prelab

Preliminary Setup

Overview

For this lab, we will be designing a **Bus Structure**. A device which holds a **8-bit input** and performs a "move or load" operation storing it in the appropriate bit register. Also, the device will keep track of the indicated multiplexer by using input select lines. We will be using **Quartus Prime** to design the **Bus Structure** and implement its logic. Then, we will be using our **Altera DE1-Soc FPGA** board to present our design and confirm its accuracy.

Materials

- An Altera DE1-SoC kit
- A computer with Quartus Prime

Procedure

We will be using **ENTITY** and **COMPONENT** designs in this laboratory. We will be designing a **Bus Structure**. This entails a design for a **shift register**, a **multiplexer** as well as a **control circuit**. Once designed, we will be using the **Pin Assignment** utility provided by **Quartus Prime** to determine the **Software** \rightarrow **Hardware** implementations.

Such that, we will be setting the logic inputs/outputs from our **VHDL** designs to physical pins on our **Altera DE1-SoC** boards to test and simulate the designs.

Bus Structure

For the purposes of this lab, we will be implementing an **8-bit bus structure**. For this design, we be implementing a **Shift Register**, a **Multiplexer**, a **Control Circuit** as well as the main **bus structure** program. There will be four shift registers, each of which will cascade their output lines into the input pins of our **Multiplexer**. The **Multiplexer** will also have one more input, for a total of five, which will be data input from the user. The **Shift Registers** will be controlled with a **RegisterControl** bit which will indicate which register is being operated from/on. The **Control Circuit** simply is used to determine which operations and components to utilize.

• Background:

Description:

The user will be able to input an **8-bit** input for **data**, as well as a **5-bit** input **function**. This function will allow the user to perform **move** and **load** operations on specified registers. For the **load** function, **(MSB = '1')** the last two bits don't affect anything. Only one register will be loaded and its oriented by the next two bits after the **MSB**. These two bits also indicate which register data will be moved to and the last two bits indicate which register the data will be moved from.

Function Bit String							
Operation		Operand		Register	Operator		Register
X = 0	X = 1						
Move	Load	0	0	0	0	0	0
Move	Load	0	1	1	0	1	1
Move	Load	1	0	2	1	0	2
Move	Load	1	1	3	1	1	3

Table 1. Function input descriptor.




Figure 1. A digital system with k registers.

Figure 1. Screen capture of the Bus Structure design.

From this black box, one will be able to follow the direct application of this device.

- Rin will control the registers
- The clock will drive the registers
- The Control circuit will drive the data which is present on the bus

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
2
3
4
5
6
7
8
9
         USE IEEE.NUMERIC_STD.ALL;
       ⊟ENTITY control IS
              PORT
                        : IN STD_LOGIC_VECTOR(4 DOWNTO 0); -- function send to the control circuit
: OUT STD_LOGIC_VECTOR(3 DOWNTO 0); -- register control
: OUT STD_LOGIC_VECTOR(2 DOWNTO 0) -- register select lines
11
12
13
14
        END control;
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
       ⊟ARCHITECTURE bhv OF control IS
              SIGNAL Operand
              Decode the function
              Operand <= to_integer(unsigned(F(3 DOWNTO 2))); -- which register to operate on
                  "0001" WHEN (Operand = 0) ELSE
"0010" WHEN (Operand = 1) ELSE
"0100" WHEN (Operand = 2) ELSE
"1000" WHEN (Operand = 3) ELSE
"----";
               S \leftarrow F(4) \& F(1 DOWNTO 0);
30
31
         END bhv;
```

Figure 2. Screen capture displaying the Quartus Prime logic design for the Control Circuit design.

```
LIBRARY IEEE;
 23
      USE IEEE.STD_LOGIC_1164.ALL;
    □ENTITY shift_reg IS
 5
    ⊟
         PORT(
 6
         -- Sequential Sychrounous Logic
 7
8
            clk, reset, load
                               : IN STD_LOGIC;
         -- Parallel input/output
 9
                   : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
10
                   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
            рQ
11
      END shift_reg;
12
13
    □ARCHITECTURE bhv OF shift_reg IS
14
         BEGIN
    15
         PROCESS(clk, reset)
    16
            BEGIN
17
            IF(reset = '1') THEN
    pQ <= (OTHERS => '0');
18
            ELSIF(RISING_EDGE(clk)) THEN
IF(load = '1') THEN
19
    20
    21
                   pQ \ll pD;
22
               END IF;
23
            END IF;
24
         END PROCESS;
25
      END bhv:
26
```

Figure 3. Screen capture displaying the Quartus Prime logic design for the Shift Register design.

```
LIBRARY IEEE;
12345678910112
1121314516171892022234226728930
      USE IEEE.STD_LOGIC_1164.ALL;
    ⊟ENTITY multiplexer IS
    PORT(
             input/output
             SEL : IN STD_LOGIC_VECTOR(2_DOWNTO 0);
                   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
             Rin0, Rin1, Rin2, Rin3, Din : IN STD_LOGIC_VECTOR(7 DOWNTO 0));
      END multiplexer;
    ⊟ARCHITECTURE bhv OF multiplexer IS
    ⊟BEGIN
         PROCESS(SEL)
    BEGIN
             CASE SEL IS WHEN "000" =>
                 Dout <= Rin0;
WHEN "001" =>
                 Dout <= Rin1;
WHEN "010" =>
                 Dout <= Rin2;
WHEN "011" =>
                    Dout <= Rin3;
                 WHEN OTHERS =>
                   Dout <= Din;
             END CASE;
          END PROCESS:
     LEND bhv;
```

Figure 4. Screen capture displaying the Quartus Prime logic design for the Multiplexer design.

```
USE IEEE.STD_LOGIC_1164.ALL;
          □ ENTITY bus_structure IS
                   PORT
 6
7
          ᆸ
                        Clk, Reset : IN STD_LOGIC; -- clock and reset of the control input BusData : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0); -- data loaded on the busData : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- input data to load
  8
                                                                                                                                       -- clock and reset control
 9
10
11
12
13
                        DTest1, DTest2, DTest3, DTest4 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
14
15
           END bus_structure;
16
17
         ☐ ARCHITECTURE bhv OF bus_structure IS
18
19
          □ COMPONENT shift_reg
21
22
                   PORT
          - Sequential Sychrounous Logic
  clk, reset, load : IN STD_LOGIC;
- Parallel input/output
  pD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
  pQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
23
                                                                                                                           -- register control inputs
25
                                                                                                                          -- parallel input
26
27
                                                                                                                           -- parallel output
28
29
                       pTest : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
30
31
           END COMPONENT;
         COMPONENT multiplexer
33
                  PORT
34
         (
-- input/output
• IN S
35
                       SEL : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- mux select lines input Dout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); -- mux output Rin0, Rin1, Rin2, Rin3, Din : IN STD_LOGIC_VECTOR(7 DOWNTO 0)
37
38
39
40
41
           END COMPONENT;
42
43
          COMPONENT control
                   PORT
45
          ⋴
                       F : IN STD_LOGIC_VECTOR(4 DOWNTO 0); -- function send to the control circuit
R : OUT STD_LOGIC_VECTOR(3 DOWNTO 0); -- register control
S : OUT STD_LOGIC_VECTOR(2 DOWNTO 0) -- register select lines
46
47
48
49
           END COMPONENT;
50
51
52
                  SIGNAL RegSelect : STD_LOGIC_VECTOR(3 DOWNTO 0); -- register being loaded SIGNAL MuxSelect : STD_LOGIC_VECTOR(2 DOWNTO 0); -- mux select lines SIGNAL Rout0, Rout1, Rout2, Rout3 : STD_LOGIC_VECTOR(7 DOWNTO 0);
53
54
55
56
             BEGIN
                  MUX: multiplexer PORT MAP(MuxSelect,BusData,Rout0,Rout1,Rout2,Rout3,Data);
S0: shift_reg PORT MAP(Clk,Reset,RegSelect(0),BusData,Rout0, DTest1);
S1: shift_reg PORT MAP(Clk,Reset,RegSelect(1),BusData,Rout1, DTest2);
S2: shift_reg PORT MAP(Clk,Reset,RegSelect(2),BusData,Rout2, DTest3);
S3: shift_reg PORT MAP(Clk,Reset,RegSelect(3),BusData,Rout3, DTest4);
CONT. CONTROL MAP(Func BesSelect MusSelect);
58
59
60
61
62
                  CNT: control PORT MAP(Func,RegSelect,MuxSelect);
63
64
             END bhv;
```

Figure 5. Screen capture displaying the Quartus Prime logic design for the Bus Structure design.

Below, one will observe the operation of our design. The values selected were proposed by the lab instructor, and a few were randomly selected to further test the design and its operation.




Figure 6. Screen capture disaplying the Simulation Waveform using test inputs.

- Summary -

In summation, this lab was a great tool and a particularly more complex design. It granted a better grasp of component and combinational logic designs.

At first, we were having a hard time simulating the design. There was a misconception that the **VWF** simulation software used would register and track component design ports to be monitored in the simulation. But this is not the case. So, we had to create new ports in the top-level main design entity. After this addition, the simulation ran smoothly and exactly as expected.