



# 8051 MC Hardware



Internal RAM structure

Block Diagram of 8051

Block diagram of 8051 MC has following features

- Internal ROM and RAM
  - I/O ports with programmable pins
  - Timers & Counters
  - Serial data comm.
- } unique features to MC.

### Used Components

- Eight bit CPU with reg A (accr) & B
- 16 bit PC & Data pointer (DPTR)
- 8 bit program status word (PSW)
- 8 bit stack pointer (SP)
- Internal ROM or EPROM (8751) of 0 (8031) to 4k (8051).
- Internal RAM of 128 bytes
  - \* Four reg banks, each containing eight reg
  - \* 16 bytes, which may be addressed at bit level.
  - \* 80 bytes of general purpose data memory
- 32 i/p/o/p. pins arranged as 4 8 bit ports: P0-P3
- 2 16 bit timer/counters: T0 & T1.
- Full duplex serial data receiver/transmitter: SBUF.
- Control Reg: TCON, TMOD, SCON, PCON, IP & IE.
- Two External & 8 internal interrupt sources
- Oscillator & clock ckt.





- Collection of 8 & 16 bit reg & 8 bit mem locations
- These are made to operate using the soft instrs ~~and~~  
~~are~~ ~~incorporate~~
- Pinout of 8051 is shown below.

Port 1 Bit 0	1	P1.0			
Port 1 Bit 1	2	P1.1			
	3			V <sub>CC</sub> 40	+5V
	4		(A <sub>0</sub> ) P0.0	39	
	5			38	
	6			37	
	7	P1.6		36	
Port 1 Bit 7	8	P1.7		35	
Reset - S/p	9	RST	P0.5	34	
Port 3 Bit 0 (Receiver Data)	10	P3.0 (RxD)	P0.6	33	
	11	P3.1 (TxD)	(A <sub>0</sub> ) P0.7	32	
Port 3 Bit 2 (Interrupt 0)	12	P3.2 ( $\overline{INT0}$ )	EA	31	External Enable
	13	P3.3 ( $\overline{INT1}$ )	(A <sub>LE</sub> )	30	Addr latch Enable
(Timer 0 S/p)	14	P3.4 (T0)	(PSEN)	29	Program Strobe Enable
	15	P3.5 (T1)	A <sub>15</sub> P2.7	28	
Write Strobe	16	P3.6 ( $\overline{WR}$ )		27	
	17	P3.7 ( $\overline{RD}$ )		26	
				25	
Crystal S/p 2	18	X7AL2		24	
				23	
Crystal S/p 1	19	X7AL1		22	
			(A <sub>9</sub> ) P2.1	21	
Gnd.	20	VSS	(A <sub>8</sub> ) P2.0	20	Port 2 Bit 0



## The 8051 Oscillator & Clock

→ The heart of 8051 circuitry that generates the clock pulses by which all internal operations are synchronized.

→ Pins XTAL1 and XTAL2 are provided for connecting a resonating n/w to form an oscillator.

→ A Quartz crystal and capacitors are used as shown.

→ This crystal freq is the basic internal clock frequency of MC.


→ The min freq. to be set should be 1MHz & max 16MHz in classic 8051 families & the operational freq of classic 8051 is (12MHz).

→ Ceramic resonators can also be used but it decreases freq stability hence crystal is the better choice.

→ When 8051 MC is connected to oscillator ckt & power supply is given, we can observe the freq on XTAL2 pin. i.e XTAL1 is i/p to inverting oscillator amp & XTAL2 is the o/p. & two capacitors are of 30PF.

Note:- Capacitors are used because usually the freq we obtain from crystal osc<sup>r</sup> is more than what is mentioned so capacitors of some particular value is provided so that they will bring down the crystal osc<sup>r</sup> value to the reqd. level.

→ The clock freq,  $f_c$ , establishes the smallest interval of time to accomplish any operation within the MC called the  $T_{clk}$  or  $T_{time}$ .



→ The smallest interval of time to accomplish any single instr<sup>n</sup> or part of a complex instr<sup>n</sup> is called m/c cycle. The machine cycle is made up of 6 states.


→ A state is the basic time interval for discrete operations of MC such as fetching an opcode byte, decoding an opcode, executing an opcode or writing a data byte.

→ Two oscillator cycles define each state.

→ The time reqd to execute any instr<sup>n</sup> is calculated as

$$T_{\text{inst}} = \frac{C \times 12d}{\text{Crystal freq.}}$$

C - no of cycles



There are two ALE pulses per m/c cycle. The ALE P



## Program Counter and Data Pointer

→ 8051 has 2 16 bit reg. the Program Counter (PC) and the data pointer (DPTR). Each is used to hold the addr of a byte in memory.

→ Program. inst<sup>n</sup> bytes are fetched from locations in that are addressed by the PC. Program ROM. may be on the chip at addresses 0000h to 0FFFh, external to the chip for addr that exceed 0FFFh, or totally. external for all addresses from 0000h to FFFFh.

→ The PC is automatically incremented after every inst<sup>n</sup> byte is fetched. & may also be altered by some instns.

→ The DPTR reg is made up of 2 8 bit reg. named DPH & DPL, which are used to furnish. mem. addresses for internal & external code accesses & external data accesses.

→ DPTR is under the control of pgm instns & can be specified by its 16 bit name, DPTR or by each individual byte name, DPH & DPL.

Note: PC is the only reg that doesn't have any internal addr. DPTR doesn't have single internal addr; DPH & DPL are each assigned an addr.

## A & B CPU Reg

- The 8051 contains 34 GPR, or working reg. Two of these, reg A & B, hold res of many insns, particularly math & logical operations. The other 32 are arranged as part of internal RAM in 4 banks, B0-B3 of 8 reg.
- The A (acc) reg. is ~~the~~ <sup>most</sup> acc<sup>r</sup> reg. which acts as an operand reg. The A reg may be referred as implicit or specified in the inst<sup>n</sup> by its SFR addr 0E0h. It is also bit addressable. After any arithmetic operations res is stored in Acc.
- B reg is used during multiply & divide operations to store sec operands for multiply & division. MUL AB & DIV AB resp. After mult<sup>n</sup> & division, a part of res such as upper 8 bits of mult<sup>n</sup> & remainder in case of division are stored in the B reg. This is used as temporary reg & can also be accessed by SFR addr of 0F0h. This is also bit addressable.

## Flags & Program Status Word (PSW)

- Flags are 1 bit registers provided to store the results of certain program insns. Other insns can test the conditions of flags & make decision based on flag status.
- This flag reg in 8051 is called Program Status Word & resides in SFR space.



→ Thus flags are grouped inside the Program Status Word (PSW) and the power control reg (PCON).

→ The 8051 has 4 math flags that respond automatically to the outcome of math operations & 3 general purpose user flags that can be set<sup>(1)</sup> or reset(0) by the programmer.

→ Thus ~~math~~ PSW is an 8 bit reg also known as flag reg but only 6 bits are used, two unused bits are user definable flags.

→ Four of the flags are called conditional flags, meaning that they indicate some conditions that result after an instr<sup>n</sup> is executed. They are Auxiliary Carry (AC), Overflow (OV), Carry (C) & Parity (P). User flags are named GFO & GF1. They are GPF that may be used to record some event in pgm.

→ Thus PSW contains 4 math flags, user pgm flag FO & reg select bits that identify which of four GPR Banks is currently in use. GFO & GF1 are stored in PCON.

### PSW Reg

CY	AC	FO	RS1	RS0	OV	-	P
----	----	----	-----	-----	----	---	---

CY	PSW.7	Carry flag.	RS1	RS0	select reg Bank 0		
AC	PSW.6	Auxiliary Carry flag.	0	0	"	1	
FO	PSW.5	User flag 0.	0	1	"	2	
RS1	PSW.4	Reg Bank selector bit 1	1	0	"	3	
RS0	PSW.3	Reg Bank selector bit 0	1	1	"		
OV	PSW.2	Overflow flag					
-	PSW.1	User definable bit					
P	PSW.0	Parity flag					

## Cy, Carry flag

→ This flag is set whenever there is a carry out from the D7 bit. This flag bit is affected after an 8 bit add<sup>n</sup> or sub<sup>n</sup>.

→ It can also be set to 1 or '0' directly by inst<sup>n</sup> (SETBC and CLR C). [SETB - Set bit Carry, CLR C - Clear Carry]

⇒ A

## Auxiliary Carry

If there is a carry from D3 to D4 during an ADD or SUB operation, this bit is set else cleared. Used by BCD inst<sup>n</sup>s.

## P, Parity flag

Parity flag reflects the no of 1's in A reg only. If it has odd no of 1's then  $P=1$ , even no of 1's  $P=0$ .

## OV, Overflow flag

This flag is set whenever the result of a signed no operation is too large, causing high order bit to overflow to sign bit. Used to detect errors in signed arithmetic operations.

38	0011 1000	RY=0	9C	1001 1100
+ 2F	0010 1111	AC=1	+ 64	0110 0100
67	0110 0111 = A	P=1	100	1000 0000

CY=1  
AC=1  
P=0




# Internal Memory

## Internal RAM


Byte Address

#F



Byte Address

Bit Address



7 ← 0  
Bit address

30

General Purpose

The 128-byte internal RAM has 3 areas

1.  $\rightarrow$  32 bytes from address 00h to 1Fh that make up 32 working reg organized as 4 banks of eight reg each.  
 $\rightarrow$  The 4 banks are numbered 0 to 3 and are made up of eight reg named R0 to R7.  
 $\rightarrow$  Each reg can be addressed by name or its RAM addr.  
Eg R0 of Bank 3 is R0 or addr 18h.  
 $\rightarrow$  Bits RS0 & RS1 in PSW determine which bank of reg is currently in use at any time when pgm is running.

2. A bit addressable area of 16 bytes occupies RAM bytes addresses 20h to 2Fh, forming total of 128 addressable bits. Bit addresses are from 00h to 7Fh.

Eg: - Bit addr. 4Fh is also 7th bit of byte addr 29h.

3. A general purpose RAM area above the bit area, from 30h to 7Fh, addressable as bytes.

The Stack & the Stack pointer

Analogy:



\* Stack is a section of RAM used by CPU to store information temporarily. The info can be data or address (Explan).

\* This is reqd since there is only a limited no of reg

\* To access the stack a reg called stack pointer reg is used. (SP), which is of 8 bits wide. which means it can take the values from 00 to FFh & hold an internal RAM addr that is called top of stack

\* When powered up SP reg contains the value 07, thus loc 08 is the first location used for stack by the 8051

\* The storing of a CPU reg in stack is called a PUSH and pulling the contents of the stack back into a CPU reg is called a POP.

### Pushing onto stack.

- SP points to the last used loc<sup>n</sup> of the stack. Once the data is pushed onto the stack SP is incremented by 1.
- SP is decremented by 1 when the data is popped from the stack.

### Pushing onto stack

- Whenever data is to be placed on stack, SP increments before storing the data on to the stack. So that stack grows up.
- To PUSH the reg into the stack we use this RAM address.

Note: PSW, A, PC to contents are to be stored in mem<sup>y</sup> before entering a function.

LIFO

Eg:-

Bank 0 is selected.

R6 = 25

R1 = 12

R4 = 0F3

PUSH 6

PUSH 1

PUSH 4

After push 6

PUSH 1

PUSH 4

OB

OB

OA

OA

09

09

08

08

25

Stack- SP = 07 SP = 08

OB

OA

09

12

08

25

SP = 09

OB

OA

F3

09

12

08

25

SP = 0A

Popping from stack

→ The top byte of stack is copied to reg.  
specified for every pop & SP is decremented  
once

Eg: POP 3 ; POP stack into R3

POP 5

R1

R5

POP 2,

R1

R2

After POP3

After POP5

After POP2

OB

54

OB

OB

OB

OA

F9

OA

F9

OA

OA

09

76

09

76

09

76

09

08

6C

08

6C

08

6C

08

6C

Stack SP = 0B

SP = 0A

SP = 09

SP = 08

R3 = 54

R5 = 79

R2 = 76



\* Locations 08 to 1F in RAM can be used for stack. If incremented above 1F it will jump to 30 to 7F because it enters into bit addressable area. Above this stack overflows.

## Special Function Registers

→ The reg A, B, PSW, DPTR and so on also have addresses like P0-R7 & such reg are called Special Function Regs (SFR).

→ They can be accessed by their names or address.

→ SFR have address b/n 80H & FFH.

### SFR list-

A - Accumulator - 0EH

B - B Reg. - 0FH

PSW - Program Status Word - 00H

SP → Stack pointer - 81H

DPTR → Data ptr (2 bytes)

DPL → low byte - 82H

DPH → High byte - 83H

P0 Port 0 - 80H

P1 Port 1 - 90H

P2 Port 2 - 0A0H

P3 Port 3 - 0B0H

IP Interrupt priority Control - 0B8H

IE Enable Control - 0A8H

TMOD Timer/Counter mode Control - 89H

TCON Timer/Counter 2 Control - 88H

8CH - TH0 - Timer/Counter 0 high byte  
8AH - TL0 - Timer/Counter 0 low byte

74H - 80H - TH1 - Timer/Counter 1 high byte  
76H - 82H - TL1 - Timer/Counter 1 low byte

SCON - 90H Serial Control

SBUF - 99H Serial Data Buffer

PCON - 87H Power Control

## Internal ROM

→ The program code is contained in internal ROM memory occupies the code address space from 0000h to 0FFFh.

→ Program addresses higher than 0FFFh which exceed the internal ROM capacity. makes 8051 to fetch codes from external pgm memory.

→ Also code bytes can be fetched exclusively from external mem addresses 0000h to FFFFh by connecting external  $\overline{AEN}$  pin to gnd ( $\overline{EA}$ ). Code space is decided by the designer.

## What is an Architecture? — Internal Design of a Chip

→ is a design which can refer to either h/w or s/w or combination of h/w & s/w. The arch of a sys always defines its broad outlines & may define precise mechanisms as well.

→ An arch diag shows the relationship b/w diff components of sys. which describes the overall concept of a sys.



## Pin Diagram

VCC (pin 40) :

VCC provides supply voltage to the chip. The vtg source is +5V.

GND (pin 20) : Ground.

XTAL1 and XTAL2 (pins 19, 18)

RST (pin 9) : reset.

- it is an i/p pin & is active high (normally low)
- It is a power on reset. On applying a high pulse to RST, the MC will reset & all values in reg will be lost.

EA (pin 31) : External access.

→ If EA is connected to GND to indicate the code is stored externally. decide whether using on-chip memory or external mem.

PSEN (Program Store Enable)

(This is an o/p pin & is connected to the OE pin of the

ROM & is used to read signal from ext program mem. decide whether code or data is stored in ext mem.

ALE (pin 30) Address Latch enable

→ an o/p pin & is active high.

→ is used for demultiplexing the addr & data by Enable.

Connecting to the 6 pin of 74LS373 latch for port 0.

2 ALE pulses are available for each m/c cycle

## I/O port pins

- The four ports P0, P1, P2 & P3
- Each port uses 8 pins
- All I/O pins are bi-directional.

Pins 32-39 port-0 (P0.0 to P0.7) - lower order  
Add<sup>r</sup> and data bus signals are multiplexed with  
this port.

Pins 21-28 . I/O port, higher order add<sup>r</sup> bus  
signals are multiplexed with bi directional port.

Pins 10-17 . This port serves other func like  
interrupts, timer i/p, control signals for external memory  
interfacing RD & WR, serial comm<sup>n</sup> signals TXD & RX.

Pins 1-8 . purely I/O port.

Port 3

INT0  
INT1

→ external interrupt pins -