

Op Amp as Non-Linear Circuit

Operational amplifiers are widely used in circuits in which the output is switched between the +ve and -ve saturation levels. Positive feed back is employed in these circuits.

$$\text{Generally, } +V_{sat} \approx (V_{cc} - 1V)$$

$$-V_{sat} \approx (-V_{EE} + 1V)$$

The 1V difference may change from op-amp to op-amp. For very small change in input voltage, the op-amp output switches from $+V_{sat}$ to $-V_{sat}$.

Input Voltage Range:

In linear applications, -ve feedback keeps the opamp input terminal voltages closely equal. In switching applications, the dc voltage level at one input terminal is different from that at the other input terminal. The switching application normally employ +ve feedback to provide a substantial voltage difference between the two input terminals. This ensures that o/p is saturated at either a +ve or -ve voltage level. So, in switching applications, there is normally a differential voltage at the op-amp input terminal.

∴ The minimum differential voltage required to produce output saturation is given by:-

$$V_{i(\text{diff})} \approx \frac{V_{cc}}{M_{\min}}, \text{ where } M_{\min} = \frac{\text{minimum open loop voltage gain of op amp.}}{\text{op amp.}}$$

For 741 Op-amp, $M_{\min} \approx 50,000$

$$\text{If a } \pm 15V \text{ supply is used, } V_{i(\text{diff})} = \frac{\pm 15V}{50,000} = \pm 300 \mu V$$

Most op-amp can accept a differential input voltage equal to twice the supply voltage. The opamp input stage may be damaged if this maximum is exceeded.

For eg: with a $\pm 15V$ supply, the maximum differential input should not exceed 30V.

Op-amp as Comparator

A comparator is a circuit which compares a signal voltage applied at one i/p of an op-amp with a known reference voltage at the other end, and produces either a high or a low output voltage, depending on which i/p is higher.

Zero Crossing Detector (ZCD)

The important application of comparator is zero crossing detector.


The types of ZCD are -

- * Non-inverting ZCD


- * Inverting ZCD

- * Capacitor coupled ZCD.

Non-inverting ZCD:



- If $V_i > 0 \Rightarrow V_o = +V_{sat}$
- If $V_i < 0 \Rightarrow V_o = -V_{sat}$



In a non-inverting zero crossing detector, the op-amp is used in open loop mode.


Inverting terminal is grounded and input is applied to the non-inverting terminal.

When the i/p is below ground level, the o/p is saturated at its -ve extreme. When the i/p goes above ground level by 300 mV, the o/p immediately switches to +ve saturation level.

Each time the i/p voltage crosses zero level, the o/p switches from one saturation level to the other.

Since, the o/p moves in a +ve direction when the i/p crosses zero from -ve to +ve, circuit is said to be non-inverting ZCD. Regardless of the i/p waveshape, the o/p is always a rectangular wave form.

Inverting ZCD



- If $V_i > 0 \Rightarrow V_o = -V_{sat}$
- If $V_i < 0 \Rightarrow V_o = +V_{sat}$


In inverting ZCD, the I/p is applied to the inverting I/p terminal while the non-inverting terminal is grounded.

When the I/p voltage crosses zero line going in +ve direction, the O/p goes -ve and vice-versa.

This circuit is called as inverter.

Voltage level detector

Instead of being biased to ground level, the non-inverting I/p terminal of the op-amp could be biased to a +ve or -ve dc level as shown in fig. The circuit o/p changes when the I/p arrives at the bias voltage level. This circuit is called a voltage level detector.




(+ve voltage level detector)




If $V_i < V_{R2} \Rightarrow V_o = +V_{sat}$

$V_i > V_{R2} \Rightarrow V_o = -V_{sat}$


-ve voltage level detector



- If $V_i > V_{R2} \Rightarrow V_o = -V_{sat}$
- If $V_i < V_{R2} \Rightarrow V_o = +V_{sat}$



Capacitor coupled crossing detector:



- If $V_i < V_B \Rightarrow V_0 = -V_{sat}$
- $V_i > V_B \Rightarrow V_0 = +V_{sat}$
- $T = 2t$
 $t = T/2$
 $= \frac{1}{2f}$

The capacitor coupled crossing detector has the op-amp non-inv. input terminal connected to ground via resistor R_1 , to provide a dc bias current path to op-amp.

Also, the inverting terminal is biased to a dc voltage level slightly above ground. This is required to ensure that the output is saturated in a -ve direction when no i/p is present.

The output switches to $+V_{sat}$ when the capacitor coupled signal drives the non inverting terminal above V_B and falls back to $-V_{sat}$ when the i/p drops below V_B .

Design:

* To design R_2 and R_3 ,

$$I_2 = 100 I_{B\max}$$


$$V_B = 0.1V \quad [200]$$

$$V_{R2} = V_{cc} - V_B \quad \text{and} \quad V_{R3} = V_B$$

$$R_2 = V_{R2} / I_2$$

$$R_3 = V_{R3} / I_2$$

$$\star R_1 = \frac{0.1 V_{BE}}{I_{B\max}}$$



- * To find C_1 .
- For sinusoidal input, to eliminate phase shift error which may make the circuit unstable, X_{C1} must be smaller than R_1 at min. signal frequency f_s .
- $$\therefore X_{C1} = \frac{1}{2\pi f_s R_1} \Rightarrow C_1 = \frac{1}{2\pi f_s (R_1/2\pi)}$$

- When a square wave is applied as an i/p to the capacitor coupled crossing detector, the waveform can develop tilt at op-amp input terminal as shown. As long as the o/p is constant at saturation level, tilt is insignificant.
- In such case, to determine C_1 , first time 't' is measured for acceptable tilt in V_x .

$$I_1 = \frac{V_i}{R_1}$$

$$C_1 = \frac{I_1 t}{\Delta V}, \quad t = \frac{1}{2f}$$

For BIFET

- Let, $R_2 = 1\text{ M}\Omega$
- Find I_2 & calculate R_3

$$R_2 = \frac{V_{R2}}{I_2} = \frac{V_C - V_B}{I_2}$$

$$\therefore I_2 = \frac{V_C - V_B}{R_2}$$

$$\text{Find } R_3, \quad R_3 = \frac{V_B}{I_2}$$

- If V_i is square wave choose $C_1 = 0.1\mu\text{F}$

$$C_1 = \frac{I_1 t}{\Delta V} \Rightarrow \text{Find } I_1, \quad \Delta V = 5\text{V}$$

$$I_1 = V_i/R_1$$

$$\therefore R_1 = V_i/I_1$$

- If V_i is sinusoidal wave

$$X_{C1} = \frac{1}{2\pi f_s R_1}$$

$$\text{choose } C_1 = 0.1\mu\text{F}$$

- Q. A capacitor coupled zero crossing detector is to handle 1 KHz square wave i/p with a peak to peak amplitude of 6V. Design a suitable circuit using a 741 OP amp with a $\pm 12\text{V}$ supply.

Soln: Draw circuit diagram and waveform

$$\begin{aligned} \text{Let, } I_2 &= 100 I_{B\max} \\ &= 100 \times 500\text{nA} \\ &= 50\text{ uA.} \end{aligned}$$

Let, $V_B = 0.1V$

$$V_{R2} = V_{CC} - V_B = 12V - 0.1V = 11.9V$$

$$\bullet R_2 = \frac{V_{R2}}{I_2} = \frac{11.9}{50 \times 10^{-6}} = 238k\Omega \approx 220k\Omega$$

$$V_{R3} = V_B = 0.1V$$

$$\bullet R_3 = \frac{V_{R3}}{I_2} = \frac{0.1}{50 \times 10^{-6}} = 2k\Omega \approx 1.8k\Omega$$

$$\bullet R_1 = \frac{0.1V_{BE}}{I_{Bmax}} = \frac{0.1 \times 0.7}{500 \times 10^{-9}} = 140k\Omega \approx 120k\Omega$$

$$V_i(\text{peak}) = \frac{6V}{2} = 3V$$

Square wave:

$$I_1 = \frac{V_i}{R_1} = \frac{3}{120 \times 10^3} = 25\mu A$$

$$t = \frac{1}{2f} = \frac{1}{2 \times 1 \times 10^3} = 500\mu s$$

$$C_1 = \frac{I_1 t}{\Delta V} = \frac{25 \times 10^{-6} \times 500 \times 10^{-6}}{1} \approx 0.0125\mu F \approx 0.015\mu F$$

Q) A capacitor coupled ZCD is to provide an o/p voltage approx. $\pm 17V$ when a 3kHz , with $\pm 2V$ square wave i/p is applied. Design a suitable detector using bipolar op amp.

Soln: $+V_{sat} = +17V, f = 3\text{kHz}$

$$t = 1/2f = \frac{1}{2 \times 3 \times 10^3} = 0.167\text{ms}$$

$$R_1 = \frac{0.1V_{BE}}{I_{Bmax}} = \frac{0.1 \times 0.7}{500 \times 10^{-9}} = 140k\Omega \approx 120k\Omega$$

$$I_2 = 100 I_{Bmax} = 50\mu A$$

$$R_2 = \frac{V_{CC} - V_B}{I_2} = \frac{18 - 0.1}{50 \times 10^{-6}} = 358k\Omega \approx 330k\Omega$$

$$R_3 = \frac{V_{R3}}{I_2} = \frac{V_B}{I_2} = \frac{0.1}{50 \times 10^{-6}} = 2k\Omega \approx 1.8k\Omega$$

Sq. wave:

$$C_1 = \frac{I_1 \Delta t}{\Delta V}, I_1 = \frac{V_i}{R_1} = \frac{2}{170 \times 10^3} = 16.67\mu A$$
$$= 27.77 \cdot 77 \mu F \approx 3000 \mu F$$

BIFET: $R_2 = 1M\Omega$

$$I_2 = \frac{V_{R2}}{R_2} = \frac{(V_{CC} - V_B)/R_2}{10^6} = (18 - 0.1)/10^6 = 1.79 \times 10^{-5} A$$



$$R_3 = \frac{V_{R3}}{I_2} = \frac{V_B}{I_2} = 5.5k\Omega \approx 5.6k\Omega$$

$$\text{choose, } C_1 = 0.1\mu F, \text{ and } R_1 = 3.3k\Omega$$

4.

Inverting schmitt Trigger circuit

In a basic comparator, a feedback is not used and the Op-Amp is used in the open loop mode. As open loop gain of opamp is large, very small noise voltages can cause triggering of the comparator, to change its state. This may cause lot of problems in the applications of comparators as ZCD. Such unwanted noises cause the output to jump between high and low states. The comparator circuit used to avoid such unwanted triggering is called Regenerative comparator or schmitt trigger, which basically uses +ve feedback.



- $V_{R2} = \frac{V_o}{(R_1 + R_2)} \times R_2$
- If $V_i < V_{R2} \Rightarrow V_o = +V_{sat}$

$$V_{R2} = \frac{+V_{sat}}{R_1 + R_2} \times R_2 \rightarrow \text{UTP (Upper triggering point)}$$

- If $V_i < V_{R2} \Rightarrow V_o = -V_{sat}$

$$V_{R2} = \frac{-V_{sat}}{R_1 + R_2} \times R_2 \rightarrow \text{LTP (Lower triggering point)}$$

The basic circuit of inverting schmitt trigger is shown above. The i/p is applied to the inverting terminal and +ve feedback is provided.

The voltage at non inverting i/p is $V_{R2} = \frac{V_o}{R_1 + R_2} \times R_2$

when the o/p voltage is saturated in +ve direction at $+V_{sat}$, V_{R2} is a positive quantity. When the o/p is at $-V_{sat}$, V_{R2} is negative.


The o/p switch from the +ve saturation level to the -ve saturation level only when the inverting i/p terminal is raised above the voltage at non-inverting input terminal (V_{R2}).

$+V_{R2}$ is for +ve saturation when $V_o = +V_{sat}$ and is called UTP (Upper Threshold point)

$-V_{R2}$ is for -ve saturation when $V_o = -V_{sat}$ and is called LTP (Lower Threshold point)

The o/p switches from +ve to -ve when the i/p voltage reaches UTP and from -ve to +ve when the i/p falls to LTP. So, the o/p is always a rectangular waveform. So, it is also called sine to square wave converter.

Input / Output characteristics



Typical I/O characteristics of an Op amp inverting schmitt trigger is shown above.

Initially with o/p at $+V_{sat}$ and i/p at zero, when V_i is raised to UTP, the o/p switches from $+V_{sat}$ to $-V_{sat}$.

Any further increase in V_i above UTP maintains the o/p at $-V_{sat}$. When the i/p is being reduced from UTP to the LTP, the o/p remains at $-V_{sat}$.

When V_i equals the LTP, the o/p rapidly switches from $-V_{sat}$ to $+V_{sat}$. Now any further decrease in V_i below the LTP, maintains the o/p voltage at $+V_{sat}$.

The voltage difference between the upper and lower trigger points is referred to as hysteresis.

$$V_H = UTP - LTP$$

$$= \frac{+V_{sat}}{R_1 + R_2} \times R_2 - \left[\frac{-V_{sat}}{R_1 + R_2} \times R_2 \right]$$

$$\text{When } V_i < LTP, V_o = +V_{sat}$$

$$\text{When } V_i > UTP, V_o = -V_{sat}$$

$$LTP < V_i < UTP \Rightarrow V_o = \text{Previous state.}$$

Design steps:

Let, the current through R_1 and R_2 is I_2 .

- $I_2 = 100 I_{B\max}$
- $R_2 = \frac{\text{Triggering voltage}}{I_2}$
- $R_1 = \frac{V_o - \text{Triggering voltage}}{I_2}$

BIFET:

- choose $R_1 = 1 \text{ M}\Omega$

- Find I_2

$$I_2 = \frac{V_o - \text{Triggering voltage}}{R_1}$$

\Rightarrow Find R_2

$$R_2 = \frac{\text{Triggering voltage}}{I_2}$$

- Using a 741 op amp with a supply of $\pm 12V$, design an inverting schmitt trigger circuit to have a trigger point of $\pm 2V$


Soln: Let, $I_2 = 100 I_{B\max}$
 $\approx 50 \mu A$

$$+V_{R2} = UTP = 2V$$

$$R_2 = \frac{V_{R2}}{I_2} = \frac{2V}{50 \mu A} = 40 k\Omega \approx 39 k\Omega$$

$$V_{R1} = V_{O_{SOI}} - V_{R2} = (12 - 1) - 2 = 9V$$

$$R_1 = \frac{V_{R1}}{I_2} = 180 \text{ k}\Omega \approx 180 \text{ k}\Omega$$



BIFET

$$R_1 = 1M\Omega$$

$$I_2 = \frac{V_o - \text{Triggering voltage}}{R_1} = \frac{11 - 2}{1 \times 10^6} = 9 \mu\text{A}$$

$$R_2 = \frac{\text{Triggering voltage}}{I_2} = \frac{2}{9 \times 10^{-6}} = 222 \text{ k}\Omega \approx 220 \text{ k}\Omega$$

- Q. An inverting schmitt trigger is to be designed with triggering voltage $\pm 0.5V$ and to produce the OLP = $\pm 11V$. Use 741 opamp.

Soln: $I_2 = 100 I_{B\max} = 50 \mu\text{A}$

$$R_2 = \frac{\text{Triggering voltage}}{I_2} = \frac{0.5}{50 \times 10^{-6}} = 10 \text{ k}\Omega$$

$$R_1 = \frac{11 - 0.5}{50 \times 10^{-6}} = 210 \approx 180 \text{ k}\Omega$$

- Q. Design an inv. schmitt trigger to have triggering points of $\pm 4V$ with a supply of $\pm 15V$

Soln: $I_2 = 100 I_{B\max} = 50 \mu\text{A}$

$$R_2 = \frac{4}{50 \times 10^{-6}} = 80 \text{ k}\Omega$$



$$R_1 = \frac{14 - 4}{50 \times 10^{-6}} = 200 \text{ k}\Omega$$

Adjusting Triggering points

Inverting schmitt trigger circuits with different UTP & LTP

Asymmetrical schmitt Trigger

a)



- If $V_i < V_{R2}$, $V_o = +V_{sat}$
D1 is F.B, $V_{R2} = UTP$
- $V_{R2} = UTP = \left(\frac{+V_{sat} - V_F}{R_1 + R_2} \right) \times R_2$
 $V_F \rightarrow$ Diode voltage.
- If $V_i > V_{R2}$, $V_o = -V_{sat}$
D1 is R.B, $V_{R2} = 0$ (LTP)

In the above circuit, UTP is combined with a zero voltage LTP. When the o/p is +ve, D1 is Forward-biased and UTP is the ^{v_{tg}} drop across R₂. When the o/p is -ve, D1 is reverse biased, only the op-amp input bias current flows in R₂ and the op-amp non-inverting i/p terminal is held close to ground level. The o/p will go +ve once again when the i/p voltage is reduced below ground level.

The diode D1 must be selected to have a maximum reverse voltage greater than the circuit supply voltage. Its maximum reverse recovery time (t_{rr}) should be much smaller than the min pulse width of the i/p signal.

$$\therefore t_{rr} \leq \frac{\text{min. pulse width}}{10}$$

Design:

741:

Let, $I_2 = 500 \mu A$ (To handle diode forward current, $I_2 = 500 \mu A$)

- $R_2 = \frac{U_{TP}}{I_2}$

• To find R_1 ,

$$U_{TP} = \left(\frac{+V_{sat} - V_F}{R_1 + R_2} \right) R_2$$



BIFET:

• Choose $R_1 = 1 M\Omega$

• Find R_2 .

$$U_{TP} = \frac{(+V_{sat} - V_F)}{R_1 + R_2} \times R_2$$

b)



• If $V_i > V_{R2}$, $V_O = -V_{sat}$

D1 is F.B., $V_{R2} = LTP$

$$-V_{R2} = \frac{(-V_{sat} + V_F)}{R_1 + R_2} \times R_2$$

• If $V_i < V_{R2}$, $V_O = +V_{sat}$

D1 is R.B., $V_{R2} = 0$

Design:

$$I_2 = 500 \mu A$$

$$R_2 = \frac{LTP}{I_2}$$

Find R_1

Q An inverting schmitt trigger is to have UTP = 1V and LTP = 0V. Design a suitable circuit using bipolar op amp with supply voltage of $\pm 15V$.

Soln: $I_2 = 500 \mu A$

$$R_2 = \frac{UTP}{I_2} = \frac{1}{500 \times 10^{-6}} = 2 k\Omega \approx 1.8 k\Omega$$

To find R_1 ,

$$UTP = \frac{(1A - 0.7)}{R_1 + R_2} \times R_2$$

$$\Rightarrow 1 = \frac{(1A - 0.7)}{(R_1 + 1.8 \times 10^3)} \times 1.8 \times 10^3$$

$$\Rightarrow R_1 = (1A - 0.7) \times 1.8 \times 10^3 - 1.8 \times 10^3 \\ = 22.14 k\Omega$$

Q. Design a suitable circuit with UTP = 0V and LTP = 2.5V with power supply $\pm 18V$. Use 741 Op Amp.

Soln: $I_2 = 500 \mu A$



$$R_2 = \frac{LTP}{I_2} = \frac{2.5}{500 \times 10^{-6}} = 5 k\Omega \approx 4.7 k\Omega$$

To find R_1 ,

$$LTP = \left(\frac{-V_{sat} + V_f}{R_1 + R_2} \right) \times R_2$$

$$\Rightarrow -2.5 = \frac{(-17 + 0.7)}{R_1 + 4.7 \times 10^3} \times 4.7 \times 10^3$$

$$\Rightarrow R_1 = 25.84 k\Omega \\ \approx 22 k\Omega$$



The above circuit has two different level trigger points.

- If $V_i < V_{R3} \Rightarrow V_o = +V_{sat}$

D1 is F.B and D2 is R.B

$$V_{R3} = UTP = \frac{(+V_{sat} - V_F)}{R_1 + R_3} \times R_3, \text{ where } V_F \text{ is forward voltage drop of D}_1$$

- If $V_i > V_{R3} \Rightarrow V_o = -V_{sat}$

D1 is R.B and D2 is F.B

$$V_{R3} = LTP = \frac{(-V_{sat} + V_F)}{R_2 + R_3} \times R_3$$

Design: choose $I_3 = 500 \mu A$

$$R_3 = \frac{UTP}{I_3}$$

$$\text{To find } R_1 : UTP = \frac{(+V_{sat} - V_F)}{R_1 + R_3} \times R_3$$

$$\text{To find } R_2 : LTP = \frac{(-V_{sat} + V_F)}{R_2 + R_3} \times R_3$$

- Design an Inv. schmitt trigger with $UTP=1.5V$ & $LTP=-3V$, with $\pm 18V$ supply using bipolar OP amp.

Soln: $I_3 = 500 \mu A$

$$R_3 = \frac{1.5}{500 \times 10^{-6}} = 3k\Omega \approx 2.7 k\Omega$$

$$UTP = \left(\frac{+V_{sat} - V_F}{R_1 + R_3} \right) R_3 \Rightarrow R_1 = 26.69 k\Omega \approx 27 k\Omega$$

$$LTP = \left(\frac{-V_{sat} + V_F}{R_2 + R_3} \right) R_3 \Rightarrow R_2 = 15.97 k\Omega \approx 12 k\Omega$$

Multivibrators using Op Amp

Multivibrators are regenerative circuits that are used commonly in timing applications.

There are two types:-


- i) astable multivibrator
- ii) Monostable multivibrator.

i) Astable Multivibrator using Op Amp

An astable mv is a circuit that is continuously switching its o/p voltage between high and low levels.

It has no stable state.

It is also called a free running multivibrator




$$\text{If } V_{C1} < V_{R3} \Rightarrow V_0 = +V_{sat}$$

$$UTP (V_{R3}) = \frac{+V_{sat}}{R_2 + R_3} \times R_3$$

$$\text{If } V_{C1} > V_{R3} \Rightarrow V_0 = -V_{sat}$$

$$LTP (-V_{R3}) = \frac{-V_{sat}}{R_2 + R_3} \times R_3$$



The circuit diagram of Amv using schmitt trigger is shown in figure. The op-amp with resistors R_2 and R_3 forms an inverting schmitt trigger circuit. The ilp voltage to schmitt trigger is the voltage across capacitor C_1 which is charged from the op-amp o/p via resistor R_3 .

When the power is turned ON, the output automatically swing either to $+V_{sat}$ or to $-V_{sat}$. Since, these are the only stable states allowed by the schmitt trigger.

Let, the circuit O/p be at +ve saturation level, current flows into the capacitor, charging it until the V_C reaches the UTP of the schmitt trigger.

The o/p then rapidly switches to the -ve saturation level. Now, capacitor starts discharging via R_1 and capacitor charges with opposite polarity. This continues until V_C reaches LTP, then the o/p rapidly switches back to +ve saturation level, and cycle starts again.

Design:

- The minimum current through R_1 is selected to be much larger than the op-amp input bias current

$$I_3 = 100 I_{B\max}$$

- $R_1 = \frac{|V_{ol} - UTP|}{I_1}$

- Once R_1 is determined, C_1 can be calculated from the capacitor charging equation.

If schmitt trigger UTP and LTP are selected to be much smaller than op-amp o/p voltage, the voltage across R_2 will not change much.

Consequently, the capacitor charging current (I_1) can be a constant & from which C_1 can be obtained.

$$C_1 = \frac{I_1 \times t}{\Delta V}, \quad \Delta V = UTP - LTP \quad UTP = +0.5V \\ = 1V \quad LTP = -0.5V$$

- Let, $I_3 = 100 I_{B\max}$

- $R_3 = \frac{UTP}{I_3}$

- $R_2 = \frac{|V_{ol} - UTP|}{I_3}$

The capacitance of C_1 should be first selected to be much larger than shay capacitance.

- Choose $C_1 = 0.1 \mu F$.

- Find I_1 , $I_1 = \frac{C_1 \Delta V}{t_1}$

- $R_1 = \frac{|V_{o1}| - UTP}{I_1}$

- choose $R_2 = 1M\Omega$

- Find I_3 , $I_3 = \frac{|V_{o1}| - UTP}{R_2}$

- $R_3 = \frac{UTP}{I_3}$

Q. Using a BIFET opamp, design an Amv to have a $\pm 9V$ o/p with frequency of 1kHz.

Soln: For $V_o = \pm 9V$

$$V_{CC} = \pm V_o + I = \pm 9V + I = \pm 10V$$

Select, $UTP = LTP = 0.5V$

Let, $R_2 = 1M\Omega$

$$I_3 = \frac{|V_{o1}| - UTP}{R_2} = \frac{9V - 0.5V}{1M\Omega} = 8.5 \mu A$$

$$R_3 = \frac{UTP}{I_3} = \frac{0.5V}{8.5 \mu A} = 59k\Omega \approx 56k\Omega$$

Let, $C_1 = 0.1 \mu F$

$$t_1 = \frac{1}{2f} = \frac{1}{2 \times 10^3} = 500 \mu s$$

$$I_1 = \frac{C_1 \Delta V}{t_1} = 200 \mu A$$

$$R_1 = \frac{V_o - UTP}{I_1} = 47.5 k\Omega \approx 39 k\Omega$$

Q. Design an OpAmp Amv to have an o/p frequency of 400 Hz
 Use a 741 OpAmp with a supply of $\pm 18V$.

$$f = 400 \text{ Hz}, T = 2.5 \text{ ms}, t_1 = 1.25 \text{ ms}$$

Soln: Let, $I_1 = 100 I_{B\max} = 50 \mu A$

$$R_1 = \frac{17 - 0.5}{50 \times 10^{-6}} = 330 \text{ k}\Omega$$

$$C_1 = \frac{I_1 t}{\Delta V} = \frac{50 \times 10^{-6} \times 1.25 \times 10^3}{1} = 62.5 \text{ nF} \approx 0.06 \mu F$$

$$I_3 = 100 I_{B\max} = 50 \mu A$$

$$R_3 = \frac{0.5}{50 \times 10^{-6}} = 10 \text{ k}\Omega$$

$$R_2 = \frac{17 - 0.5}{50 \times 10^{-6}} = 330 \text{ k}\Omega$$

BIFET

$$R_2 = 1 \text{ M}\Omega$$

$$I_3 = \frac{V_{D1} - UTP}{R_2} = \frac{17 - 0.5}{1 \times 10^6} = 16.5 \mu A$$

$$R_3 = \frac{UTP}{I_3} = \frac{0.5}{16.5 \times 10^{-6}} = 30.3 \text{ k}\Omega$$

$$C_1 = 0.1 \mu F$$

$$t = \frac{1}{2f} = \frac{1}{2 \times 400} = \frac{1}{800} = 1.25 \text{ mA}$$

$$I_1 = \frac{C_1 \Delta V}{t} = \frac{0.1 \times 10^{-6}}{1.25 \times 10^{-3}} = 80 \mu A$$

$$R_1 = \frac{V_D - UTP}{I_1} = \frac{17 - 0.5}{80 \times 10^{-6}} = 206.25 \text{ k}\Omega$$

Q. Design Amv using 741 with $\pm 15V$ supply with $t_{on} = t_{off} = 1 \text{ ms}$.

Soln: $I_1 = 100 I_{B\max} = 50 \mu A$

$$R_1 = \frac{14 - 0.5}{50 \times 10^{-6}} = 270 \text{ k}\Omega$$

$$C_1 = \frac{I_1 t_1}{\Delta V} = \frac{50 \times 10^{-6} \times 10^3}{1} = 0.05 \mu F$$



$$I_3 = 100 I_{B\max} = 50 \mu A$$

$$R_3 = 0.5 / (50 \times 10^{-6}) = 10 \text{ k}\Omega$$

$$R_2 = \frac{14 - 0.5}{50 \times 10^{-6}} = 270 \text{ k}\Omega$$

Monostable Multivibrator

A MMV has one stable output state. Its normal O/p voltage may be low or high and it stays in the normal state until it is triggered. When a trigger I/p is applied, the output switches to its opposite state for a time dependent on the circuit components.



An operational MMV is as shown in figure. The dc conditions of the circuit are that the op-amp inverting i/p terminal is grounded via resistor R_3 and the non-inverting i/p terminal is biased positively by resistors R_1 and R_2 .

Consequently, the op-amp is normally at +ve saturation & capacitor C_2 is charged with the polarity shown.

An input pulse V_i applied to C_1 is differentiated by R_3 & C_1 to produce positive and -ve spikes (V_{R_3}) at the op-amp inverting i/p terminal as shown in figure (b).

The -ve spike is clipped at $-0.7V$ by diode D_1 , so that it has no effect on the circuit.

The positive spike lifts the inverting input terminal above the bias level of the non-inverting input and thus causes the

op-amp o/p to switch to the -ve saturation level. The spike has a short time duration, so the inverting input terminal quickly returns to zero voltage level.

However, when I/P goes to $-V_{sat}$, the charge on C_2 drives the non-inverting input voltage (V_t) down to

$$V_t = -V_{sat} - V_{R2}$$

which is below the ground level. And this voltage is present at non-inverting I/P terminal even after the input triggering spike has disappeared, thus keeping o/p at $-V_{sat}$.

With the o/p at $-V_{sat}$, C_2 discharges via R_1 & R_2 , thus gradually raising non-inverting I/P terminal towards ground level.

When non-inverting terminal goes slightly above ground, the op-amp o/p immediately switches back to $+V_{sat}$ once again and the circuit is returned to its original state. The circuit produces a -ve going pulse each time it is triggered. The pw of o/p depends on C_2 , V_{R2} and R_1 & R_2 .

Design:

- Let, $I_2 = 100I_{B\max}$
- Assume, $V_{R2} = 0.5V$
- $R_2 = \frac{V_{R2}}{I_2}$ and $R_1 = \frac{+V_{cc} - V_{R2}}{I_2}$
- $R_3' = R_{max} = \frac{0.1V_{BE}}{I_{B\max}}$
- To generate spikes from I/P pulse, the time constant $C_1 R_3$ should be approximately one-tenth of I/P pulse width.

$$C_1 R_3 = 0.1t$$
$$\Rightarrow C_1 = \frac{0.1t}{R_3}$$

Or, C_1 might be selected first much larger than stray capacitance, then R_3 can be calculated from the above equation.

- To find C_2 ,

consider the capacitor charging equation

$$e_c = E - [E - E_0] e^{-t_p/RC}$$

$$\Rightarrow e^{-t_p/RC} = \frac{E - e_c}{(E - E_0)}$$

$$-t_p/RC = \ln \left(\frac{E - e_c}{E - E_0} \right)$$

$$t_p = RC \ln \left[\frac{E - E_0}{E - e_c} \right]$$

At $t = p\omega$, $C = C_2$ & $R = R_1 \parallel R_2$

$$t_p = (R_1 \parallel R_2) C_2 \ln \left[\frac{E - E_0}{E - e_c} \right]$$

$$C_2 = \frac{t_p}{(R_1 \parallel R_2) \ln \left[\frac{E - E_0}{E - e_c} \right]}$$

$t_p \rightarrow$ pulse width ($p\omega$)

- $E \rightarrow$ Capacitor charging voltage that is the voltage that it would charge to after triggering if it were allowed to continue charging without the op-amp switching from $-V_{sat}$.

$$\therefore E = V_{R_2} - (-V_{sat})$$

- $E_0 \rightarrow E_0$ is the initial capacitor voltage before triggering

Taking E as a +ve quantity, E_0 must be assigned a -ve polarity.

$$E_0 = -[+V_{sat} - V_{R_2}] = V_{R_2} - (+V_{sat})$$

$e_c \rightarrow e_c$ is the final capacitor voltage at which op-amp output switches from $-V_{sat}$ to $+V_{sat}$. This is the voltage across C , when the non-inverting input terminal is at ground level and the o/p is still at $-V_{sat}$.

$$\therefore e_c = 0 - (-V_{sat})$$

$$e_c = +V_{sat}$$

~~~~~

- Q: Design a MMV to have an o/p pulsewidth of 1ms when triggered by a 2V, 100μs input pulse. Use 741 opamp with  $\pm 12V$  supply.

Soln: Let,  $I_2 = 100 \mu A_{max} = 50 \mu A$

$$\text{hence, } V_{R2} < V_I$$

$$V_{R2} = 0.5V$$

$$R_2 = \frac{V_{R2}}{I_2} = 10k\Omega \text{ (std value)}$$

$$R_1 = \frac{V_{cc} - V_{R2}}{I_2} = 230k\Omega \approx 220k\Omega$$

$$E = V_{R2} - [-V_{sat}] \approx 0.5 - [-12+1]$$

$$\approx -10.5V$$

$$e_c = +V_{sat} = (12-1) = 11V$$

$$C_2 = \frac{t_p}{(R_1 || R_2) \ln \left( \frac{E - E_0}{E - e_c} \right)} = 0.027 \mu F \approx 0.03 \mu F$$

$$R_3(\text{max}) = 140k\Omega \approx 120k\Omega$$

$$C_1 = \frac{0.1t}{R_3} = \frac{0.1 \times 100 \times 10^{-6}}{120 \times 10^3} = 83 \mu F \approx 91 \mu F$$

①

## Precision Half-wave Circuits

### \* Saturating precision Rectifier

The circuit of an op-amp precision rectifier is shown in fig. It is simply a voltage follower with a diode connected between the op-amp o/p terminal and the circuit output point.






fig (i)




Case (i): During positive half-cycle Diode D<sub>1</sub> is OFF. The feed back path is broken. The w.r.e. through R<sub>L</sub> is zero. ∴ V<sub>0</sub> = 0.

Case (ii) : During positive half-cycle Diode D<sub>1</sub> is ON. and op-amp circuit acts as voltage follower. ∴ V<sub>0</sub> = V<sub>i</sub>

Case (iii) : During negative half cycle D<sub>1</sub> is OFF. The feed back path is broken. The w.r.e. through R<sub>L</sub> is zero. ∴ V<sub>0</sub> = 0.

Note:- Ordinary Rectifiers using Si diodes have a cut-in voltage of 0.7V. Hence the rectification of sinusoidal signal starts only above the cut-in voltage  $V_f$ . Below  $V_f$  rectification is not possible. In precision Rectifier, rectification below  $V_f$  is possible.



when D is OFF, opamp operates in openloop.

$$\therefore V_0' = M V_i$$

$$\text{If } M = 10^6, \quad V_0' = 10^6 V_i$$

$$\text{For D to conduct, } V_0' = V_f = 0.7 \text{ V}$$

$$\therefore V_0' = 0.7 = 10^6 V_i$$

$$V_i = 0.7 \text{ mV} \approx 0$$

Rectification starts almost down to 0V.

By reversing the polarity of the diode it is possible to rectify the negative half-cycle.

Advantages of precision Rectifier over ordinary Rectifier

1. No diode drop between input and output.

2. Rectification is possible below  $V_f$ .


3. Amplification is possible.

4. Low output impedance. i.e. it behaves as an ideal diode.


(2)

In the above fig, during negative half-cycle diode D is OFF, and op-amp operates in open loop. Open loop voltage gain of opamp is very high and output of opamp goes to  $-V_{sat}$ . This limits the frequency response of the circuit. For high frequency application, a non-saturating precision rectifier must be used.

The fig below shows the precision rectifier with voltage gain. This is a non-inverting amplifier with diode included. The circuit is designed as non-inverting amplifier. The minimum current through  $R_1$  and  $R_2$  should be a minimum of 100mA to ensure diode is operating correctly. A minimum of 500mA is a good design.



(b)




when D is ON,

$$V_o = \left(1 + \frac{R_1}{R_2}\right) V_i$$

## A Non-saturating precision Rectifier

Fig below shows inverting precision half-wave rectifier, where the o/p of opamp is not driven into saturation.



case (i) During positive half-cycle  
 $D_1$  is ON,  $D_2$  is OFF,  $V_o = 0$ .

Inverting terminal being at Virtual ground,  $V_o'$  is clamped to  $-0.7V$  and does not reach saturation ( $-V_{sat}$ ).

The sole position of diode  $D_1$  is to avoid opamp output to go to saturation.

case (ii) During negative half-cycle

$D_1$  is OFF,  $D_2$  is ON



The opamp circuit acts as an inverting amplifier

$$\therefore V_o = -\frac{R_2}{R_1} V_i$$

If  $R_1 = R_2$

$V_o = -V_i$ , If  $R_2 > R_1$ , the o/p is amplified.

(3)



If the polarities of  $D_1$  and  $D_2$  are reversed, positive half cycle will be rectified with inversion and negative half cycle is clipped.

### Design

The inverting amplifier is designed first. The reverse breakdown voltage of diode must be greater than the supply voltage. The diode reverse recovery time must be much smaller than the time period of the highest signal frequency to be processed.

Ex:- Design a non-saturating precision HWR op-amp with a supply of  $\pm 15V$ . to produce a  $2V$  peak output as shown above from a sine wave I/P with a peak value of  $0.5V$  and frequency of  $1MHz$ . Use a bipolar op-amp with  $I_s > I_{BR \text{ max}}$

let  $I_s > I_{BR \text{ max}}$

$$\therefore I_s = 500 \mu A$$

$$\therefore R_1 = \frac{V_o}{I_s} = \frac{0.5}{500 \times 10^{-6}} = 1k\Omega \approx R_1 = 1k\Omega$$

$$\text{Gain } \frac{V_o}{V_i} = \frac{2}{0.5} = 4, \quad \frac{R_2}{R_1} = 4$$

$$\therefore R_2 = 4R_1 = 4k\Omega$$

$$R_2 = 3.9 \text{ kN std value}$$

$$R_3 = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2} = \frac{1k \parallel 3.9k}{1k + 3.9k} = 796 \Omega$$

$$we \quad R_3 = 820 \text{ }\Omega$$


The breakdown voltage of  $D_1$  and  $D_2$   
should be  $\geq 80V$  ( $15 - (-15V)$ )

$$t_{\text{cor}} < T, \quad T = \frac{1}{10^6} = 1 \text{ es}$$

$$\text{let } trr = \frac{T}{10} = 0.1 \text{ ms}$$

Two output precision Rectifier  
The fig below shows two output precision

Half-wave rectifier.



(4)

Case (i) During positive half-cycle

$D_1$  is ON,  $D_2$  is OFF

$$\therefore V_A = 0$$

$$V_B = -R_F V_i$$



Case (ii) During negative half-cycle

$D_1$  is OFF,  $D_2$  is ON

$$V_A = -\frac{R_2}{R_1} V_i \quad \text{since } V_i \text{ is -ve}$$


$V_A$  is +ve.

$$V_B = 0$$



### Precision Full-wave Rectifier


- I) Half-wave rectifier and summing circuit.  
 The fig below shows full wave rectifier.  
 It consists of a half-wave precision rectifier  
 and an adder.



Case (i) During positive half-cycle

$D_1$  is OFF,  $D_2$  is ON.

$$V_B = -\frac{R_2}{R_1} V_i^o = -\frac{2R_1}{R_1} V_i^o = -2V_i^o$$



$$V_o = -\left[ \frac{R_1}{R_1} V_i^o + \frac{R_1}{R_1} [-2V_i^o] \right]$$


$$V_o = V_i^o$$

case (ii) During negative half-cycle

$D_1$  is ON,  $D_2$  is OFF


$$V_B > 0, \quad V_A = V_i^o$$

(5)



$$V_O = -\frac{R_2}{R_1} [V_A] = -V_i$$

since  $V_A$  is negative,  $V_O$  is +ve.



### Note

when  $R_6$  is greater than  $R_4$  and  $R_5$  not only rectification but amplification is possible. A precision full wave rectifier is also called as an absolute value circuit.

Ex:- Design a prethyatron full wave rectifier circuit to produce a 2V peak output from a sine wave input with a peak value of 0.5V and a frequency of 1MHz. Use a bipolar opamps with a supply of  $\pm 15V$ .

$$I_1 \gg I_B(\text{max})$$

Let  $I_1 = 500\text{mA}$  (for adequate diode current)

$$R_1 = \frac{V_1}{I_1} = \frac{0.5}{500 \times 10^{-6}} = 1\text{k}\Omega$$

$$R_2 = 2R_1 = 2\text{k}\Omega \quad [\text{use two } 1\text{k}\Omega]$$

$$\text{choose } R_4 = R_5 = R_1 = 1\text{k}\Omega$$

$$R_3 = R_1 \parallel R_2 = 1\text{k}\Omega \parallel 2\text{k}\Omega = 667\Omega$$

$$\text{use } R_3 = 680\Omega$$

$$V_o = \frac{R_6}{R_1} V_p \quad \frac{V_o}{V_p} = \frac{R_6}{R_1} = \frac{2}{0.5} = 4$$

$$R_6 = 4R_1 = 4\text{k}\Omega$$

$$\text{use } R_6 = 3.9\text{k}\Omega$$

$$\begin{aligned} R_7 &= R_4 \parallel R_5 \parallel R_6 \\ &= 1\text{k}\Omega \parallel 1\text{k}\Omega \parallel 3.9\text{k}\Omega \\ &= 443\Omega \end{aligned}$$


$$\text{use } R_7 = \frac{420\Omega}{2}$$

For diode,  $D_1$  and  $D_2$  the reverse breakdown voltage  $> 30V$ .  $t_{\text{on}} = \frac{T}{f_0} = \frac{10^{-6}}{10^6} = 10^{-12}\text{sec} = 0.1\mu\text{s}$

(6)

## High input impedance full wave precision Rectifier

A precision rectifier which uses a non-inverting configuration to present a high input impedance to the signal is shown below.



Op-amp A<sub>1</sub> with  $R_3$  and  $R_4$  and opamp A<sub>2</sub> with  $R_5$  and  $R_6$  constitute two non-inverting amplifiers. However diodes D<sub>1</sub> and D<sub>2</sub> affect the operation of the circuit.

(i) During positive half-cycle D<sub>2</sub> is ON and D<sub>1</sub> is OFF.

Opamp A<sub>2</sub> acts as voltage follower

$$V_o = V_i^o$$

$$V_A = V_i^o$$

Since there is no potential difference between A and C, no current flows through R<sub>3</sub>.  
∴ drop across R<sub>3</sub> is 0.

$$\therefore V_o = V_A = V_i^o$$

Case (ii) During negative half cycle

D<sub>1</sub> is ON and D<sub>2</sub> is OFF

Let input to opamp A<sub>1</sub> be 0

$$\text{If } R_5 = R_6, \quad V_B = \left(1 + \frac{R_5}{R_6}\right) V_i^o = -2V_i^o \quad \because V_i^o \text{ is -ve}$$

When i<sub>IP</sub> to A<sub>1</sub> is 0, with R<sub>3</sub> and R<sub>4</sub> acts

as inverting amplifier

$$\therefore V_o = -\frac{R_3}{R_4} V_B$$

$$\text{If } R_3 = 2R_4, \quad V_o = -2V_B \\ V_o = -2(-2V_i^o) = 4V_i^o$$

Let i<sub>IP</sub> to opamp A<sub>2</sub> be 0

$$V_B = 0$$

A<sub>1</sub> with R<sub>3</sub> and R<sub>4</sub> acts as non-inverting amplifier.

$$\therefore V_o = \left(1 + \frac{R_3}{R_4}\right) V_i^o = -3V_i^o$$

∴ V<sub>i</sub> is -ve

(7)

By superposition theorem

$$V_o = +4V_i - 3V_i = V_i$$

Hence the above circuit works as full-wave rectifier with high input impedance.

Design  $V_o$ )  $R_6$  is calculated first,

$$\text{Then } R_4 = R_5 = R_6, \quad R_3 = 2R_4$$

Using Bipolar Opamp with  $V_{ce} = \pm 15V$ , design the high input impedance pre-amp full-wave rectifier circuit. The input peak voltage is to be 1V and no amplification to occur.

$$\text{Let } I_6 = 500 \mu A$$

$$R_6 = \frac{V_i}{I_6} = 2 k\Omega$$

$$\text{and } R_6 = 1.8 k\Omega$$

$$R_4 = R_5 = R_6 = 1.8 k\Omega, \quad R_3 = 2R_4 = 3.6 k\Omega$$

$$R_1 = R_3 \parallel R_4 = 3.6 k \parallel 1.8 k \\ = 1.2 k\Omega \quad (\text{std value})$$



$$R_2 = R_5 \parallel R_6 = 1.8 k \parallel 1.8 k = 900 \Omega$$

$$\text{and } R_2 = 1 k\Omega \quad (\text{std value})$$

## Limiting circuits

### peak clipper

The fig below shows the circuit of a peak clipper where back to back zener diodes are used to clip the peaks of the inputs at the output. One diode is forward biased ( $V_D$ ) and the other is driven into breakdown ( $V_Z$ ), and the other is greater than ( $V_D + V_Z$ ) when the o/p voltage is greater than  $\pm (V_D + V_Z)$ . The o/p cannot exceed  $\pm (V_D + V_Z)$ .



As long as  $|V_O| < |V_Z + V_D|$ , the circuit behaves as a inverting amplifier. This type of circuit is used to protect a device that might be damaged by excessive input voltage.

The fig (b) shows a transistor  $R_4$  connected in series with  $R_1$ , so that output limiting voltage can be adjusted. Zener diodes are connected to the moving contact of  $R_4$ .

(8)

$$\text{Let } V_2 + V_D = V_o \text{ max} = \pm 14V$$

$$R_1 = R_2 = R_4$$

with a moving contact at right side of  $R_4$

$$V_o(\text{max}) = V_2 + V_D = \pm 14V$$

$$\text{At left side of } R_4, \quad V_o = V_{R_2} + V_{R_4} = V_2 + V_D = \pm 14V.$$

$$\text{with } R_2 = R_4, \quad V_{R_2} = V_{R_4} = \pm 2V$$

By means of moving contact, the maximum output voltage can be adjusted between  $\pm 2V$  to  $\pm 14V$ .

In general if  $R_2 = R_4$ , output clipping voltage can be adjusted between  $\pm (V_D + V_2)$  and  $\pm \left( \frac{V_D + V_2}{2} \right)$

The circuit voltage gain remains  $-\frac{R_2}{R_1 + R_4}$

until the OIP limit is met.




Fig (b)

Design: - Zener diodes are selected to limit the output voltage at the desired level with  $V_0 = 0.7V$ .

The Inverting amplifier is designed to produce the desired voltage gain.

When the O/P reaches the limiting level current flowing through  $R_1$ , part of it flows through  $R_2$  and part through Zener diode,

$$I_{R_1} > 0.5mA$$

Prob Design an adjustable clipping circuit as shown in fig (b) to clip at approximately  $\pm(3V \text{ to } 5V)$ . The circuit is to have unity voltage gain before clipping.

$$V_o(\text{clipped}) = V_2 + V_D = 5V$$

$$V_2 = 5 - 0.7 = 4.3V$$

$$I_1 > I_2(\text{min}), \quad I_2(\text{min}) = 0.5mA$$

$$\text{Let } I_1(\text{min}) = 2mA$$

$$\text{for } V_0 = 3V, \quad R_2 = \frac{V_0}{I_1(\text{min})} = \frac{3}{2 \times 10^{-3}} = 1.5k\Omega$$

$$R_2 = \underline{\underline{1.5k\Omega}}$$

$$V_{R_4} = V_0 - V_{0 \text{ min}} = 5 - 3 = 2V$$

$$R_4 = \frac{2}{2 \times 10^{-3}} = 1k\Omega = 1k\Omega \text{ variable pot.}$$

$$\text{for } Av = 1, \quad R_1 + R_4 = R_2, \quad R_1 = R_2 - R_4 = 0.5k\Omega$$

$$\text{we } R_1 = 470\Omega, \quad R_3 = (R_1 + R_4) \parallel R_2$$


$$R_3 = 1.47k\Omega \parallel 0.5k\Omega = 742\Omega$$

$$\text{we } R_3 = 680\Omega$$

(9)

## Dead Zone circuit

A dead zone circuit can be obtained by adding a zener diode  $R_1$  and a dc reference voltage  $V_{ref}$  to half-wave precision rectifier. This is shown in fig below.



If  $R_1$  and  $V_{ref}$  were absent, the circuit behaves as an inverted half-wave precision rectifier. If diodes were absent ( $D_1$  OFF,  $D_2$  ON) the circuit behaves as an inverting summing circuit output of  $V_o = - (V_{ref} + V_i)$ .

(i) Let  $V_{ref}$  be positive when  $V_i = 0$ ,  $V_o'$  is -ve

$\therefore D_1$  is ON  
 $D_2$  is OFF.

and  $V_o = 0$

when  $V_i$  goes -ve and goes just below  $-V_{ref}$   $V_o'$  becomes +ve, so that  $D_1$  is OFF and  $D_2$  is ON.

i.e. if  $V_i = 1 + V_{ref}$ ,  $V_o = 0$  and O/P,  $V_o = -(V_{ref} + V_i)$

Since  $V_i$  is -ve,  $V_o = -V_{ref} + V_i$

Ex:- let  $V_{xy} = +1V$


when  $V_i > -1V$ ,  $D_1$  is ON,  $D_2$  is OFF  $\Rightarrow V_o = 0$

when  $V_i < -1V$ , say  $V_i = -4V$

$$V_o = -1 + u = 3V$$

$$= (-V_i) > (+V_{xy})$$

The circuit o/p remains 0 until  $(-V_i) > (+V_{xy})$   
when  $(-V_i) > (+V_{xy})$ , o/p follows the input. The  
negative portion of the output is said to occupy a dead zone.



The reference voltage can be set to any convenient level, positive or negative and adjustable. If the polarity of the diodes and  $V_{xy}$  are reversed, the circuit produces an inverted version of the positive o/p peak. Instead of  $V_{xy}$  is adjustable  $R_1$  can be made adjustable.

Ex:- using a BiFET opamp design a dead zone circuit to pass only the upper 1V portion of the positive half-cycle of the sine wave i/p with a peak value of 3V.

$$V_{ref} = V_o - 1 = 3 - 1 = 2V$$

$$I_{R_1(\text{min})} = I_{\text{ol(min)}} = 500 \mu A$$

$$I_{R_1} R_1 = 2$$

$$R_1 = \frac{2}{500 \times 10^{-6}} = 4k \quad \text{, use } R_1 = 3.9k\Omega$$


$$R_1 = R_2 = R_3 = 3.9k\Omega$$

$$R_u = R_1 \parallel R_2 \parallel R_3 = 3.9k \parallel 3.9k \parallel 3.9k$$


$$R_u = 1.3k\Omega \quad \text{use } R_u = 1.2k\Omega$$

### Precision clipper

A precision clipper consists of a dead zone circuit and an inverting adder as shown in fig. The o/p of dead zone circuit is applied to an inverting summing circuit. The i/p  $V_i$  is applied at terminal (terminal B). The o/p  $V_o$  is the summing circuit.



The waveforms at terminals A and B resultant o/p  $V_o$  is shown. The o/p is inverted i/p w/f with the positive peak precisely clipp'd off above the level of  $V_{ref}$ .



The waveforms at terminals A and B.


The fig below shows the symmetrical precision clipping circuit. It consists of two dead zone circuits with a 3/i/p inverting adder. One dead zone circuit has +ve reference and other circuit have -ve reference and see diodes reversed. When voltage with see diodes reversed. When the waveform at terminal A, B and C are summed and inverted, the o/p's are an inverted version of  $V_i^o$  with the both peaks precisely clipped at the level of the reference voltage.

## \* clamping circuits

### Diode clamping circuit

A clamping circuit reproduces an input waveform without any clipping or distortion, but limits the upper or lower peak of the waveform to a predetermined level.

Consider the diode clamping circuit shown in fig.,



when the input voltage is positive, diode  $D_1$  is forward-biased and capacitor  $C_1$  charges with the polarity shown.

The peak input voltage ( $V_p$ ) appears across  $C_1$  and  $D_1$  so the capacitor charges to

$$V_{C_1} = V_p - V_F$$

At this time, the output voltage cannot exceed the voltage drop across the forward biased diode.

$$\therefore V_o = V_F$$

when the input goes to its negative peak,  $D_1$  is reverse biased and input and capacitor voltage combine to produce an output of


$$V_o = -V_p - V_{CC}$$

$$V_o = -V_p - (V_p - V_F)$$

$$V_o = -2V_p + V_F$$

The Resistor  $R_1$  is used to ensure the capacitor discharges when the peak input voltage drops to a lower level.  $R_1$  produces tilt (or slope) on the undamped peak of the output.

### precision clamping circuit



The precision clamping circuit is shown above.

When the input voltage is at  $+V_p$ , the circuit output tends to move in positive direction. Thus, because the op-amp inverting input is connected to the output by resistor  $R_1$ , the inverting input terminal tends to be positive with respect to the grounded non-inverting input terminal. This causes the op-amp output to go negative, resulting in diode  $D_2$  being forward biased and diode  $D_1$  being reverse biased. Negative feedback via  $R_2$  keeps the inverting input terminal and the anode of  $D_2$  within  $1\text{mV}$  of ground level. The output voltage at this time is

$$V_o = 0.$$

when the input goes to its negative peak,<sup>(2)</sup>  
 the circuit output and the op-amp inverting  
 input terminal tend to go negative. The Negative  
 voltage at the inverting input causes the op-amp  
 output terminal to move in positive direction,  
 reversing  $D_2$  & forward biasing  $D_1$ . Now, negative  
 feedback via  $D_1$ , keeps the op-amp inverting  
 input terminal close to the level of the  
 grounded non-inverting input terminal. with  $D_2$   
 reverse biased, the circuit output is completely  
 free to move in a negative direction, giving  
 the output  $\theta$ ,

$$V_o = V_i + V_{C_1}$$

$$V_o = -V_p + (-V_p)$$

$$V_o = -2V_p.$$

Reversing the polarity of  $D_1$  and  $D_2$  produces  
 clamping of the lower level of the output waveform.

In any clamping circuit, the signal source  
 resistance  $R_s$  is in series with the  
 capacitor when it's charging. Allowing that  
 the capacitor should be completely charged  
 from zero to  $V_p$  in five cycles of i/p waveform,

$$5 C_1 R_s = 5 \times \frac{T}{2}, \text{ where } T = \text{time period of waveform.}$$

$$\therefore C_1 = \frac{T}{2 R_s} = \frac{1}{2 R_s f}.$$

When  $C_1$  is discharging via  $R_1$ , the voltage across  $R_1$  is

$$V_o = 2 V_p$$

giving a discharge current of

$$I = \frac{2 V_p}{R_1}$$

$$\text{and } C_1 = \frac{Q}{\Delta V} = \frac{I t}{\Delta V}$$

where  $\Delta V$  is the discharge voltage, or tilt, on the unclamped peak and  $t$  is the discharge time  $T/2$ .

$$\therefore C_1 = \frac{2 V_p}{R_1} \times \frac{T}{2} \times \frac{1}{\Delta V}$$

$$\therefore R_1 = \frac{V_p}{C_1 \Delta V f}.$$

=

prob A  $\pm 5V$ , 10 kHz Square wave from a signal source with a resistance of  $100\Omega$  is to have its positive peak clamped precisely at ground level. Tilt on the output is not to exceed 1% of peak amplitude of wave. Design a suitable op-amp precision clamping circuit with supply of  $\pm 12V$ .

$$C_1 = \frac{1}{2 R_{ref}} = \frac{1}{2 \times 100 \times 10 \times 10^3} = 0.5 \mu F \text{ (std)}$$

$$\Delta V = 1\% \text{ of } 5V = 0.05V$$

$$R_1 = \frac{V_p}{C_1 \Delta V f} = 20 k\Omega = 22 k\Omega.$$


$$R_1 = R_2 = 22 k\Omega$$

=

(3)

Peak Detectors: A peak detector monitors an input signal and holds its output voltage at the peak level of the input.


a) Simple diode capacitor peak detector.



When the input voltage increases to  $V_p$ , the capacitor is charged to  $(V_p - V_F)$ . When  $V_i$  falls below  $V_p$ ,  $D_1$  is reverse biased and  $C_1$  retains its charge.

The drawback of the above circuit is that the diode voltage drop introduces considerable error.

b) Precision rectifier peak detector.



In the above circuit holding capacitor  $C_1$  is charged via low-output resistance of op-amp  $A_1$ . By making resistor  $R_2$  greater than  $R_1$ , the signal may be amplified as well as peak detected. Op-amp  $A_2$  connected as Voltage-Follower

isolates the capacitor from the discharging effect of any load resistance.

WICF

$$C = \frac{Q}{V} = \frac{I t}{V} = \frac{I_d t_h}{\Delta V}$$

$$C_1 = \frac{I_d t_h}{\Delta V}$$

$I_d$  = discharge current

$t_h$  = holding time

$\Delta V$  = capacitor discharge voltage

For a peak voltage  $V_p$  & minimum signal rise time  $t_r$ ,

$$C_1 = \frac{I_{d \max} t_r}{V_p}$$

$$I_{d \max} = \frac{C_1 V_p}{t_r}, \text{ min. slew rate} = 3 \frac{V_p}{t_r}$$


### Voltage Follower peak detector

In the ~~precision~~ circuit, the only capacitor discharge currents are the input bias current to op-amp  $A_2$  and reverse leakage current of diode  $D_2$ . As op-amp  $A_1$  is connected as a voltage follower, the circuit presents a very high input impedance to the signal source. Op-amp  $A_2$  is also connected as voltage follower, output  $V_o$  always equal to capacitor voltage  $V_c$ . Output  $V_o$  always equal to capacitor voltage  $V_c$ . With resistor  $R_2$  connected from the circuit output to the inverting input terminal of  $A_1$ ,  $V_c$  also appears at the terminal.

When  $V_i$  is greater than  $V_c$ , the output of  $A_1$  is positive,  $D_2$  is forward biased and  $A_1$  behaves as a voltage follower, charging  $C_1$  to  $V_p$ . When  $V_i$  falls below  $V_p$ ,  $V_c$  remains at  $V_p$ , & consequently, the inverting input terminal of  $A_1$  also remains at  $V_p$ .  $\therefore$  the output of

(A)

op-amp A<sub>1</sub> goes negative, reversing D<sub>2</sub> and forward biasing D<sub>1</sub>. Negative feedback via D<sub>1</sub> keeps A<sub>1</sub> from going into saturation.



prob : Design voltage follower peak detector with the pulse-type signal voltage has a peak value approximately 2.5V with a rise time of 5μs, and opv voltage is to be held at 2.5V for a time of 100μs. The maximum output error is to be approximately 1%. calculate the required component values and specify the op current and slew rate of op-amp.

→ use BIFET op-amps for mini. capacitor leakage current.

$$\text{let } R_1 = R_2 = 1M\Omega$$

C<sub>1</sub> discharge current,  $I_d \approx I_{sd}(D_2) = 1mA$

$$\Delta v = 1\% \cdot 2.5V = 1\% \cdot 2.5 = 25mV$$

$$C_1 = \frac{I_d t}{\Delta v} = 4000 \text{ pF} \cdot (5\mu\text{s})$$


$$\text{For opamp A1, } I_{ocmax} = \frac{C_1 V_p}{t_r} = \frac{4000 \text{ pF} \times 2.5V}{5\mu\text{s}} = 2 \text{ mA.}$$

$$\text{min. slew rate} = 3 \frac{V_p}{t_r} = 1.5 \text{ V/μs}$$


====

## \* Sample and Hold circuits.

A Sample and Hold circuit samples amplitudes of a signal voltage at any point in its waveform and holds the voltage level constant until the next sample is acquired.




(a) Sample and Hold circuit.



(b) wif

$Q_1$  is repeatedly switched ON and OFF by the pulse waveform (control voltage  $V_1$ ) applied to its gate terminal. If input  $v_i$  becomes larger than capacitor voltage  $V_c$  while  $Q_1$  is OFF,  $C_1$  rapidly charges to the level of  $v_i$  when  $Q_1$  switches ON. If  $V_c$  is initially greater than  $v_i$ ,  $C_1$  is



(c) Capacitor voltage.

(5)

$C_1$  is discharged to the level of  $V_i$  when  $Q_1$  is ON. When  $Q_1$  is OFF, only the input bias current to  $A_2$  and the FET gate-source reverse leakage current are effective in discharging the capacitor, so,  $C_1$  holds the sampled voltage constant until the next sampling instant.

During the Sampling time or acquisition time,  $C_1$  is charged via the FET channel resistance  $R_{D,ON}$ . If the Sampling time is

$$t_1 = 5 C R_{D,ON}$$

the capacitor is charged to 0.993 of the input voltage, resulting in a 0.7% error in the sample amplitude.

If  $t_1 = 7 C R_{D,ON}$  the error is 0.1%.

During the holding time  $t_2$ , the capacitor is partially discharged.