

UNIT-1

Syllabus ⇒

Operational amplifier fundamentals ⇒

- ✓ → Basic op-amp ckt.
- ✓ → Op-amp parameters
 - ✓ → i/p & o/p voltage .
 - ✓ → CMRR .
 - ✓ → PSRR .
 - ✓ → offset vts and currents .
 - ✓ → i/p & o/p impedances .
 - ✓ → slew rate .
 - ✓ → Frequency limitations .

Self.
Dr. T. C. Manjunath
Prof. & HOD, ECE, DSCE


Op-amp as DC amplifiers ⇒

- ✓ → Biasing Op-amps
- ✓ → Direct coupled
 - ✓ → Voltage follower
 - ✓ → Non-INV amp
 - ✓ → INV amp
 - ✓ → Summing amp
 - ✓ → Difference amp

Q.1. Explain common-mode voltage, common mode voltage gain and common mode rejection ratio for operational amp^r.

Show that $V_{o(\text{com})} = \frac{V_{i(\text{com})}}{\text{CMRR}} \times A_v$. (10M)

⇒



Common-mode voltage ⇒

- The two input ~~input~~ terminals are shorted together & a dc v_{tg} $V_{cm} = 1V$ is applied. This is known as a common mode input.
- For common mode i/p, o/p ideally should be zero.

Common-mode voltage gain ⇒

- Since base voltages of Q₁ & Q₂ are raised by 1V, the voltage drop across R_E also increases by 1V. This increases I_{C_1} and I_{C_2} . Thus v_{tg} drop across R_C also increases, which results in a change in o/p.

→ Similarly, if a $-1V$ common mode i/p is applied, I_{C2} falls and again a change is produced at o/p.

→ Thus, Common-mode voltage gain is defined as the ratio of change in o/p vtg to change in common mode i/p vtg.

$$\text{i.e. } A_v = \frac{V_o(cm)}{V_i(cm)}$$

CMRR \Rightarrow

→ The ability of op-amp in rejecting common mode i/p's is defined as common mode rejection ratio (CMRR).

→ CMRR is defined as the ratio of the open-loop gain 'M' to the common mode gain A_{cm} .


$$\text{i.e. } CMRR = \frac{M}{A_{cm}}$$

→ CMRR is usually expressed in decibels.

$$(CMRR)_{dB} = 20 \cdot \log_{10} \left(\frac{M}{A_{cm}} \right) \text{ dB}$$

→ Typical value of CMRR for 741 IC is 90 dB.

Proof of the expression \Rightarrow



WKT.

V_d = differential i/p v/tg:

$$= \frac{V_{ocm}}{M} \quad \therefore \left\{ \frac{V_{ocm}}{V_{icm}} = A_{cm} \right\}$$

$$= \frac{A_{cm} \times V_{icm}}{M} \quad \text{--- } ①$$

But, V_d is the feedback developed across R_2 due to potential divider action:

$$\therefore V_d = V_{ocm} \cdot \frac{R_2}{R_1 + R_2}$$

$$= \frac{V_{ocm}}{\left(1 + \frac{R_1}{R_2}\right)}$$

$$= \frac{V_{ocm}}{A_v} \quad \text{--- } ② \quad \left\{ \left(1 + \frac{R_1}{R_2}\right) = A_v \right\}$$

Equating eqn ① and ②

$$\frac{A_{cm} \times V_{icm}}{M} = \frac{V_{ocm}}{A_v}$$

$$\Rightarrow \frac{V_{ocm}}{A_v} = \frac{V_{icm}}{\left(\frac{M}{A_{cm}}\right)}$$

$$\Rightarrow V_{ocm} = \frac{V_{icm}}{\left(\frac{M}{A_{cm}}\right)} \times A_v$$

We know that;

$$\frac{M}{A_{cm}} = CMRR$$

$$\therefore \boxed{V_{ocm} = \frac{V_{icm}}{CMRR} \times A_v}$$

= Q.2. Define slew rate and unity gain bandwidth. What is the effect of slew rate on the output voltage of an op-amp. (6M)

⇒ Slew rate ⇒

- The slew rate 's' of an op-amp is the maximum rate at which the o/p vrtg can change.
- When the slew rate is too slow for the input, the o/p will distort.

$$\boxed{\text{Slew rate} = \frac{dV_o}{dt}} \quad \text{or} \quad \boxed{s = \left. \frac{dV_o}{dt} \right|_{\text{max.}}}$$

→ Typical value for 741 op-amp is 0.5 V/ μ s

Unity gain-bandwidth ⇒

- The gain band-width product or unity gain band-width of an op-amp is the closed loop gain A_v multiplied by the cut-off frequency for that gain.

$$A_v \cdot f_2 = f_u \quad \text{or} \quad f_2 = \frac{f_u}{A_v}$$



where,

f_u = Unity gain freq.

A_v = closed loop gain.

f_2 = Cut-off freq.

Effect of slew rate on o/p of op-amp ⇒



- Let us consider a voltage follower, applied with sine wave input.
- When the i/p vtg changes too fast, the output waveform distortion results. i.e when 's' is too slow for i/p results in distortion.
- This is shown above a sinusoidal i/p produces a triangular o/p in a voltage-follower ckt.

Q.3. Explain dc - two i/p inverting summing amp^r with neat diagram and necessary design steps.




Fig. op-amp inv summing amp^r ckt with 2 i/p.

- Fig. shows a ckt that amplifies the sum of two or more i/p's.
- Since the inverting terminal behaves as a virtual ground, the currents through resistors R₁ & R₂ are respectively given by:

$$I_1 = \frac{V_1}{R_1}, \text{ & }$$

$$I_2 = \frac{V_2}{R_2}$$

→ These two currents flows through R_3 .
 Applying KVL from R_3 to o/p:

$$-(I_1 + I_2) R_3 - V_o = 0 \\ \Rightarrow V_o = -(I_1 + I_2) R_3 \quad \text{①}$$

→ Substitute I_1 and I_2 in eqn ①.

$$V_o = -R_3 \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} \right] \\ \Rightarrow V_o = -\frac{R_3}{R_1} [V_1 + V_2] \quad \therefore [\text{With } R_1 = R_2]$$

$$\text{But, } A_v = -\frac{R_3}{R_1}$$

$$\Rightarrow V_o = +A_v (V_1 + V_2) \quad \text{②}$$

→ If $R_1 = R_2 = R_3$, then $A_v = -1$

$$\therefore V_o = -1(V_1 + V_2) \Rightarrow V_o = -(V_1 + V_2)$$

$$\rightarrow R_y = R_1 \parallel R_2 \parallel R_3$$

→ The o/p voltage is given by:

$$V_o = - \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right] R_y$$

Design ⇒

$$① I_{l_{min}} = 100 \times I_{B_{max}}$$

$$② R_i = \frac{V_{s_{min}}}{I_{l_{min}}}$$


$$③ R_1 = R_2$$

$$④ \text{ for, } A_v = -1, R_1 = R_3$$

$$⑤ R_y = R_1 \parallel R_2 \parallel R_3$$

Q1. Explain the basic operational amp^r circuit with neat diagram.

⇒



- Basic circuit of an operational amp^r has a differential amp^r i/p stage & an emitter follower o/p.
- It is provided with $+V_{CC}$ & $-V_{EE}$ supply voltages and the two i/p terminals are grounded.
- Transistor Q_1 & Q_2 forms a differential amplifier.
- When a difference i/p voltage is applied to the bases of Q_1 & Q_2 , it produces a voltage change at the collector of Q_2 .
- Transistor Q_3 acts as emitter follower to provide a

low o/p impedance.

- The dc o/p voltage at pin 6 is (applying KVL from V_{CC} , R_C , Q_3 base & o/p, we get

$$V_{CC} - I_{C_2} R_C - V_{BE_3} - V_o = 0$$

$$\Rightarrow V_o = V_{CC} - I_{C_2} R_C - V_{BE_3}$$

- Assuming that Q_1 & Q_2 are matched (Identical) transistors, which provides equal V_{BE} levels & current gains.

- With both transistors bases at ground level, the emitter current I_{E_1} & I_{E_2} are equal & flow through common emitter resistor R_E .

- The total emitter current is given by:

$$I_{E_1} + I_{E_2} = \frac{V_{RE}}{R_E}$$

- Applying KVL from base of Q_2 to $-V_{EE}$ supply:

$$-V_{BE} - (I_{E_1} + I_{E_2}) R_E + V_{EE} = 0$$

$$\Rightarrow I_{E_1} + I_{E_2} = \frac{V_{EE} - V_{BE}}{R_E}$$

Case-1.

- To investigate the ckt operation, assume

$$V_{CC} = +10V$$

$$V_{EE} = -10V$$

$$R_E = 4.7k\Omega$$

$$R_C = 6.8k\Omega$$

and all transistors have $V_{BE} = 0.7V$

$$\therefore I_{E_1} + I_{E_2} = \frac{V_{EE} - V_{BE}}{R_E} = 1.978 \text{ mA} \approx 2 \text{ mA}.$$

$$I_{E_1} \approx 1 \text{ mA}$$

$$I_{E_2} \approx 1 \text{ mA}$$

We know that, $I_E = I_c + I_B$

as $I_B \lll I_c$

$$\therefore I_E \approx I_c$$

$$\therefore I_{c_1} = 1 \text{ mA}$$

$$I_{c_2} = 1 \text{ mA}$$

$$\begin{aligned}\therefore V_o &= V_{cc} - I_{c_2} R_C - V_{BE_3} \\ &= 10 - (1 \text{ mA} \times 6.8 \text{ k}) - 0.7 \\ &= 2.5 \text{ V.}\end{aligned}$$

Case-2 \Rightarrow

- \rightarrow When positive voltage is applied at the INV terminal, the emitter voltage of Q_2 increases with non-inv terminal grounded.
- \rightarrow It increases V_{BE_2} and hence I_{E_2} and I_{c_2} increases.
- \rightarrow Let, I_{c_2} increases from 1mA to 1.2mA.

$$\begin{aligned}\therefore V_o &= V_{cc} - I_{c_2} R_C - V_{BE_3} \\ &= 10 - (1.2 \text{ mA} \times 6.8 \text{ k}) - 0.7 \\ &= 1.14 \text{ V.}\end{aligned}$$

Case-3 \Rightarrow

- \rightarrow When positive voltage is applied to NON-INV. terminal with INV terminal grounded which increases emitter vtg of Q_1 .
- \rightarrow Since both emitter Q_1 and Q_2 are connected together, Q_2 also increases by same amount.

→ Since base of Q_2 is grounded, V_{BE2} decreases which decreases I_{E2} and I_{C2} .

→ Therefore let I_{C2} decreases from 1 mA to 0.8 mA

$$\begin{aligned} \therefore V_o &= V_{CC} - I_{C2} R_C - V_{BE} \\ &= 10 - (0.8 \text{ mA} \times 6.8 \text{ k}\Omega) - 0.7 \\ &= 3.86 \text{ V.} \end{aligned}$$

SUMMARY

(1). Gnd and	$I_{C2} = 1 \text{ mA}$	$V_o = 2.5 \text{ V}$	
(2). Gnd V_{tg}	$I_{C2} = 1.2 \text{ mA}$	$V_o = 1.14 \text{ V}$	<u>INV.</u>
(3). V_{tg} and	$I_{C2} = 0.8 \text{ mA}$	$V_o = 3.86 \text{ V}$	<u>Non INV.</u>

~~Q2~~ Define the following terms as applied to an op-amp and mention their typical values for IC 741.

- (i). CMRR
- (ii). PSRR
- (iii). Slew rate.
- (iv) Input offset voltage.
- (v). Input voltage range.

\Rightarrow (1). CMRR \Rightarrow

- The ability of the op-amp in rejecting common mode inputs is defined as common mode rejection ratio (CMRR).
- CMRR is defined as the ratio of the open-loop gain 'M' to the common mode gain 'A_{cm}'

$$\boxed{CMRR = \frac{M}{A_{cm}}}$$

- The CMRR is usually expressed in decibels.

$$\boxed{(CMRR)_{dB} = 20 \log_{10} \left(\frac{M}{A_{cm}} \right) dB}.$$

- Typical value = 90 dB.

(2). PSRR \Rightarrow

- The PSRR is the ability of the op-amp to reject variations in the power supply voltages.

$$\boxed{PSRR = \frac{V_o(\text{ripple})}{V_s(\text{ripple})}}$$

- If a variation of 1V in V_{CC} or V_{EE} causes the o/p to change by 1V, then PSRR is 1 per volt.

- Typical value = 30 mV/V

- The PSRR is the ability of the op-amp to reject variations in the power supply voltages.


(3). Slew rate \Rightarrow

- \rightarrow The slew rate 's' of an op-amp is the max rate at which the o/p voltage can change.
- \rightarrow When the slew rate is too slow for the I, then o/p will distort.

$$\boxed{\text{Slew rate} = \frac{\Delta V}{\Delta t}}$$

$$\text{or } \boxed{s = \frac{dV_o}{dt} \Big|_{\text{max}}}$$

\rightarrow Typical value: 0.5 V/μsec.

(4). Input offset voltage \Rightarrow 

\rightarrow Suppose that the transistors are not perfectly matched & that $V_{BE1} = 0.7V$ & $V_{BE2} = 0.6V$

\rightarrow With the i/p $V_i^o = 0$,

$$\begin{aligned} V_o &= V_{BE1} + V_{BE2} \\ &= 0 - 0.7V + 0.6V \\ &= -0.1V \end{aligned}$$

\rightarrow To set V_o to ground level, the i/p would have to raised to $+0.1V$. This is termed as input offset voltage (V_{ios}).

\rightarrow Typical value : 1 mV & Max^m value = 5 mV.

(5). Input voltage range

- The maximum effective positive-going and negative-going voltage that may be applied to the input of an op-amp is termed as its input voltage range.
- Typical value: $\pm 13V$ when using a $\pm 15V$ supply.

Q.3. With a neat circuit diagram, explain direct coupled voltage follower with relevant design steps.

⇒




Fig: Directly coupled voltage follower.

- Without using any external component, it is possible to use op-amp as a direct coupled voltage follower as shown.

- Due to very high open loop gain (M) of the op-amp there will be a very - very small difference b/w the input V_{i^+} & the o/p voltage V_o .
- The differential I/p should be such as to produce a o/p close to V_i^+ & is given by:
- $$V_d = \frac{V_i^+}{M}$$
- Where, $M \rightarrow$ open loop gain of op-amp .
- Applying KVL from i/p to o/p:


$$V_i^+ - V_d - V_o = 0$$

$$\Rightarrow V_o = V_i^+ - V_d$$

$$V_o = V_i^+ - \frac{V_i^+}{M}$$

$$\Rightarrow V_o = V_i^+ \left[1 - \frac{1}{M} \right].$$

→



- In directly coupled voltage follower , the resistor R_L is used between o/p & inverting terminal to match the source resistance R_s .

→ The i/p impedance of voltage follower is given by:

$$Z_{in} = (1 + M) Z_i \quad \text{as } \beta = 1$$

→ The o/p impedance of V.F is given by

$$Z_{out} = \frac{Z_o}{(1+M)} \quad \dots \text{as } \beta = 1$$

→ Load vtg (V_L) is given by:

$$\begin{aligned} V_L &= I_L R_L \\ &= \frac{V_o}{Z_{out} + R_L} \times R_L \end{aligned}$$

As $Z_{out} \ll R_L$


$$V_L = \frac{V_o}{R_L} \times R_L$$

$$V_L = V_o$$

Thus there is effectively no signal loss, and all of the output voltage V_o appeared across load resistance R_L .

Case - II

consider load resistance R_L is directly connected to source as shown



$$I = \frac{V_s}{R_s + R_L}$$

$$V_L = I R_L = \frac{V_s}{R_s + R_L} \times R_L$$

Thus some part of V_s gets lost (due to R_s), when load is directly connected.

Q.4 With a neat diagram explain direct coupled Non-inverting amp^r with relevant design steps.

⇒




Fig. Directly coupled NON-INV amp^r.

⇒ The voltage gain of NON-INV amplifier is :

$$A_V = \frac{R_2 + R_3}{R_3}$$

Design steps:

- (1). The potential divider resistor values are determined by using V_i , V_o , and I_2 .

$$R_3 = \frac{V_{R_3}}{I_2}$$

$$\Rightarrow R_3 = \frac{V_i}{I_2} \quad \text{but } V_{R_3} = V_i$$

→ The o/p voltage 'V_o' appears across $(R_2 + R_3)$.
Applying KVL to o/p circuit:

$$V_o - I_2 R_2 - I_2 R_3 = 0$$

$$\Rightarrow (R_2 + R_3) I_2 = V_o$$

$$\Rightarrow (R_2 + R_3) = \frac{V_o}{I_2}$$

$$\Rightarrow \boxed{R_2 = \frac{V_o}{I_2} - R_3}$$

(2). To equalize the I_{BR} voltage drop at the op-amp T/p's, R_1 is calculated as:

$$\boxed{R_1 = (R_2 // R_3)}$$

(3). If R_1 as determined from above eqn is not very much larger than the source resistance i.e. $R_1 \ll R_s$, then,

$$\boxed{(R_s + R_1) = (R_2 // R_3)}$$

Q.5 With a neat circuit diagram, explain direct coupled Inverting amplifier with relevant design steps.



→ The o/p voltage 'V_o' appears across $(R_2 + R_3)$.
Applying KVL to o/p circuit:

$$V_o - I_2 R_2 - I_2 R_3 = 0$$

$$\Rightarrow (R_2 + R_3) I_2 = V_o$$

$$\Rightarrow (R_2 + R_3) = \frac{V_o}{I_2}$$

$$\Rightarrow \boxed{R_2 = \frac{V_o}{I_2} - R_3}$$


(2). To equalize the T_{BR} voltage drop at the op-amp T/p's, R_1 is calculated as:

$$\boxed{R_1 = (R_2 // R_3)}$$

(3). If R_1 as determined from above eqn is not very much larger than the source resistance i.e. $R_1 \ll R_s$.

then, $\boxed{(R_s + R_1) = (R_2 // R_3)}$

Q.5 With a neat circuit diagram, explain direct coupled Inverting amplifier with relevant design steps.



→ The gain of the INV-amp is given by

$$A_v = -\frac{R_2}{R_1}$$

Design steps ⇒ "For 741".

(1). Current I_1 is to be selected much higher than $I_{B_{cm}}$ of the op-amp.

$$I_1 = 100 \times I_{B_{max.}}$$

$$(2) . \quad R_1 = \frac{V_i}{I_1}$$

$$(3) . \quad R_2 = \frac{V_o}{I_1}$$

(4). When looking out from each I/p terminal of op-amp

$$R_3 = R_1 \parallel R_2$$

And if R_1 is not very much larger than the source resistance, then .

$$R_3 \approx (R_1 + R_s) \parallel R_2$$

for LF353 \Rightarrow

$$(i). R_2 = 1 \text{ M}\Omega$$

$$(ii). A_V = \frac{R_2}{R_1} \Rightarrow R_1 = \frac{R_2}{A_V}$$

$$(iii). R_3 \approx (R_1 || R_2)$$

Q.6. Explain direct coupled 2-I/P non-inverting summing amp^r with neat diagram and necessary design steps:

\Rightarrow




Fig 2 I/p NON-INV summing amp^r.




- Fig shows a non-inv. summing amp^r. The output will be a direct sum of (+ve) i/p signals.
- The equation for the o/p vtg can be derived by using superposition theorem .
- Case I: let $V_2 = 0$ &

$$R_1 = R_2 = R$$

$$V_{i_1} = I_1 R_1 = \frac{V_1}{R+R} \cdot R = \frac{V_1 R}{2R} = \frac{V_1}{2} \quad \text{--- ①}$$

Case-IILet, $V_1 = 0$ & $R_1 = R_2 = R$.

$$V_{i_2} = I_2 R = \frac{V_2 R}{R+R} = \frac{V_2 R}{2R} = \frac{V_2}{2} \quad \text{--- ②}$$



→ The i/p voltage V_i is given by:

$$\begin{aligned} V_i &= V_{i_1} + V_{i_2} \\ &= \frac{V_1}{2} + \frac{V_2}{2} \\ &= \frac{V_1 + V_2}{2} \end{aligned}$$

→ For Non-inverting amp, the voltage gain is given by : $A_v = \frac{R_3 + R_4}{R_4}$

→ WKT $A_v = \frac{V_o}{V_i}$

$$\begin{aligned} \Rightarrow V_o &= A_v \cdot V_i \\ &= \left(\frac{R_3 + R_4}{R_4} \right) \left(\frac{V_1 + V_2}{2} \right) \\ &\text{If } R_3 = R_4 = R \\ &= \left(\frac{2R}{R} \right) \left(\frac{V_1 + V_2}{2} \right) \\ \Rightarrow V_o &= (V_1 + V_2) \end{aligned}$$

Q.7 Sketch an op-amp Difference amplifier circuit. Explain the operation of the circuit and derive an equation for an output voltage.

- ⇒ A difference amplifier or differential amplifier, amplifies the difference between the two i/p signals.
- Since the open-loop gain of the ~~infinite~~ op-amp is very large, it has to be used with negative feedback.





Fig. Difference amp^r ckt.


Operation:

- Let us use superposition principle to find out the expression for the o/p.

Case - I : V_1 acting $V_2 = 0V$ (grounded)let o/p is V_{O1} 

→ Now the big. acts as an INV amp.

$$\therefore V_{O1} = -\frac{R_2}{R_1} \cdot V_1 \quad (1)$$

Case - II : V_2 acting $V_1 = 0V$ (grounded)let o/p is V_{O2} 

→ Now it acts as Non-INV amp^y and hence

$$V_{O_2} = A_v \cdot V_A$$

WKT, the gain of the Non-INV amp^r is given by. $A_v = (1 + \frac{R_2}{R_1})$

$$\therefore V_{O_2} = \left(1 + \frac{R_2}{R_1}\right) \cdot V_A \quad \text{--- (2)}$$

→ From above figure, voltage at A is given by:

$$V_A = I \cdot R_4$$

where,

$$I = \frac{V_2}{R_3 + R_4}$$

$$\therefore V_A = V_2 \cdot \frac{R_4}{R_3 + R_4} \quad \text{--- (3)}$$

→ Substituting (3) in (2), we get

$$V_{O_2} = \left(1 + \frac{R_2}{R_1}\right) \left(V_2 \cdot \frac{R_4}{R_3 + R_4}\right) \quad \text{--- (4)}$$

→ By the principle of superposition:

$$V_o = V_{O_1} + V_{O_2}$$

$$= -\frac{R_2}{R_1} \cdot V_1 + \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_4}{R_3 + R_4}\right) \cdot V_2$$

$$\begin{aligned} &\text{Select } R_3 = R_1 \\ &R_4 = R_2 \end{aligned}$$

$$= -\frac{R_2}{R_1} V_1 + \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_4}{R_1 + R_2}\right) V_2$$

$$= -\frac{R_2}{R_1} V_1 + \frac{R_2}{R_1} V_2$$

$$V_o = \frac{R_2}{R_1} [v_2 - v_1]$$

When, $R_1 = R_2$

$$\boxed{V_o = (v_2 - v_1)}$$

→ Now the o/p is the direct difference of the two i/p vtg.

= Q8. Define with typical value:

- (i). CMRR
- (ii). PSRR
- (iii) slew rate .
- (iv) i/p offset vtg
- (v). o/p offset vtg .

⇒ (v). o/p offset vtg ⇒

→ For the o/p vtg to be exactly equal to the i/p , the transistor Q₁ & Q₂ must be perfectly matched .

→ The o/p can be calculated as :

$$V_i - V_{BE1} + V_{BE2} - V_o = 0$$

$$\Rightarrow \boxed{V_o = V_i - V_{BE1} + V_{BE2}}$$

With, $V_{BE1} = V_{BE2}$

and $V_i = 0$

∴ P ⇒ $\boxed{V_o = V_i = 0}$,

$$V_o = \frac{R_2}{R_1} [v_2 - v_1]$$

When, $R_1 = R_2$

$$\boxed{V_o = (v_2 - v_1)}$$

→ Now the o/p is the direct difference of the two i/p vtg.

= Q8. Define with typical value:

- (i). CMRR
- (ii). PSRR
- (iii) slew rate
- (iv) i/p offset vtg -
- (v). o/p offset vtg .

⇒ (v). o/p offset vtg. ⇒

→ For the o/p vtg to be exactly equal to the i/p, the transistor Q_1 & Q_2 must be perfectly matched.

→ The o/p can be calculated as :

$$V_i - V_{BE1} + V_{BE2} - V_o = 0$$

$$\Rightarrow \boxed{V_o = V_i - V_{BE1} + V_{BE2}}$$

With, $V_{BE1} = V_{BE2}$

and $V_i = 0$

∴ p ⇒ $\boxed{V_o = V_i = 0}$,

Numericals:

Q.1. Design an INV amp using 741 op-amp. The vtg gain is to be 50 and the voltage amplitude is to be 2.5V.


$$\Rightarrow I_2 = 100 I_{B_{max}} = 100 \times 500 \text{ nA} = 50 \text{ mA}$$

$$V_i = \frac{V_o}{A_{cl}} = \frac{2.5V}{50} = 50 \text{ mV}$$

$$R_1 = \frac{V_i}{I_i} = \frac{V_i}{I_2} = \frac{50 \text{ mV}}{50 \text{ mA}} = 1 \text{ k}\Omega . \quad \text{Standard value} = 1 \text{ k}\Omega$$

$$R_2 = \frac{V_o}{I_i} = \frac{V_o}{I_2} = \frac{2.5V}{50 \text{ mA}} = 50 \text{ k}\Omega . \quad R_2 = 47 \text{ k}\Omega$$

$$R_3 = R_1 \parallel R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2} = 979.59 \text{ }\Omega \quad R_3 = 1 \text{ k}\Omega$$



By using LF353 \Rightarrow

$$\text{Select, } R_2 = 1 \text{ M}\Omega .$$


$$R_1 = \frac{R_2}{A_{cl}} = \frac{1 \text{ M}\Omega}{50} = 20 \text{ k}\Omega$$

Standard value:

$$R_1 = 18 \text{ k}\Omega .$$

$$R_3 = R_1 \parallel R_2 = 1 \text{ M}\Omega \parallel 20 \text{ k}\Omega \\ = 19.607 \text{ k}\Omega .$$

$$R_3 = 18 \text{ k}\Omega .$$



Q.8. A NON-INV amp is to amplify a 100 mV signal to a level of 3V, using 741 op-amp Design a suitable circuit. (consider $I_{B\max} = 500 \text{ nA}$
 $R_s = 1 \text{ k}\Omega$)

$$\Rightarrow I_2 = 100 I_{B\max.} = 100 \times 500 \text{ nA} = 50 \text{ mA}$$

$$R_3 = \frac{V_i}{I_2} = \frac{100 \text{ mV}}{50 \text{ mA}} = 2 \text{ k}\Omega$$

Standard value:

$$R_3 = 1.8 \text{ k}\Omega.$$


$$\text{Now, } I'_2 = \frac{V_i}{R_3} = \frac{100 \text{ mV}}{1.8 \text{ k}\Omega} = 55.6 \text{ mA}$$

$$R_2 = \frac{V_o}{I'_2} - R_3 = \frac{3 \text{ V}}{55.6 \text{ mA}} - 1.8 \text{ k}\Omega = 50 \text{ k}\Omega. \quad [R_2 = 47 \text{ k}\Omega]$$

$$R_1 = R_2 || R_3 = 1.8 \text{ k}\Omega || 47 \text{ k}\Omega = 1.733 \text{ k}\Omega$$

$$[R_1 = 1.8 \text{ k}\Omega]$$

$$[R_s = 1 \text{ k}\Omega]$$



By - using LF353

$$A_v = \frac{V_o}{V_i} = \frac{3V}{0.1V} = 30$$

Now choose $R_2 = 1\text{ M}\Omega$


$$R_3 = \frac{R_2}{A_v - 1} = \frac{1\text{ M}\Omega}{30 - 1} = 34.48\text{ k}\Omega$$

Standard value

$$R_3 = 33\text{ k}\Omega$$

$$R_1 = R_2 \parallel R_3 = 1\text{ M}\Omega \parallel 33\text{ k}\Omega = 31.3\text{ k}\Omega$$

$$R_1 = 33\text{ k}\Omega$$



Q.3. A NON-INV amp is to amplify a 100 mV signal to a level of 5V, using a 741 op-amp design a suitable ckt.

$$R_1 = 1.8\text{ k}\Omega$$

$$R_2 = 82\text{ k}\Omega$$

$$R_3 = 1.8\text{ k}\Omega$$

$$R_S = 1\text{ k}\Omega$$

Q.4. Design a DC NON-INV amp to amplify 100 mV signal using 741 op-amp to a level of 4V.

$$R_1 = 1.6\text{ k}\Omega$$

$$R_2 = 68\text{ k}\Omega$$


$$R_3 = 1.6\text{ k}\Omega$$

$$R_S = 1\text{ k}\Omega$$

Q.3. The NON-INV amp uses MA 741 op-amp with $R_1 = R_3 = 2.2 \text{ k}\Omega$ and $R_2 = 220 \text{ k}\Omega$. Determine maximum possible output offset V_{OOS} due to:

- (i) input offset voltage of 5 mV.
- (ii) input bias current of $I_B = 500 \text{ nA}$
- (iii) input offset current of $I_{\text{ios}} = 200 \text{ nA}$
- (iv) resistance tolerance of $\pm 10\%$.

⇒



$$(i). V_{\text{ios}} = 5 \text{ mV}.$$

$$\text{For Non-inv amp} \Rightarrow A_{\text{CL}} = 1 + \frac{R_2}{R_3} = 1 + \frac{220 \text{ k}\Omega}{2.2 \text{ k}\Omega} = 101.$$

$$V_{\text{OOS},i} = A_{\text{CL}} \times V_{\text{ios}} = 101 \times 5 \text{ mV} \Rightarrow V_{\text{OOS},i} = 505 \text{ mV}$$

$$(ii). I_B = 500 \text{ nA}$$


$$R_2 \parallel R_3 = 220 \text{ k}\Omega \parallel 2.2 \text{ k}\Omega = 1.98 \text{ k}\Omega.$$

Input resistance difference:

$$R = R_1 - (R_2 \parallel R_3) = 2.2 \text{ k}\Omega - 1.98 \text{ k}\Omega = 220 \text{ }\Omega.$$

$$V_{\text{ios}} = I_B \times R = 500 \text{ nA} \times 220 \text{ }\Omega = 110 \mu\text{V}.$$

$$V_{o(os)2} = A_{cl} \cdot V_{ios} = 101 \times 110 \text{ mV} = 11.1 \text{ mV}$$



Input bias current flow through R_1 & $(R_2 \parallel R_3)$

(iii). $I_{ios} = 200 \text{ nA}$.

$$V_{ios} = I_{ios} \times R_1 = 200 \text{ nA} \times 2.2 \text{ k}\Omega = 440 \mu\text{V}$$

$$V_{o(os)3} = A_{cl} \cdot V_{ios} = 101 \times 440 \text{ mV} = 44.4 \text{ mV}$$

(iv). $R_1 = 2.2 \text{ k}\Omega + 10\% = 2.42 \text{ k}\Omega$

$$R_2 \parallel R_3 = 1.98 \Omega - 10\% = 1.78 \text{ k}\Omega$$

$$V_{ios} = I_B (R_1 - R_2 \parallel R_3) = 500 \text{ nA} (2.42 \text{ k}\Omega - 1.78 \text{ k}\Omega) = 320 \text{ mV}$$

$$V_{o(os)4} = A_{cl} \cdot V_{ios} = 101 \times 320 \mu\text{V} = 32.3 \text{ mV}$$

Q4. Due to all errors maximum output offset voltage is:

$$\begin{aligned} V_{o(os)max.} &= V_{o(os)1} + V_{o(os)2} + V_{o(os)3} + V_{o(os)4} \\ &= 505 \text{ mV} + 11.1 \text{ mV} + 44.4 \text{ mV} + 32.3 \text{ mV} \\ &= 593 \text{ mV} \end{aligned}$$

(i). $V_{o1} = 505 \text{ mV}$

(ii). $V_{o2} = 11.1 \text{ mV}$

(iii). $V_{o3} = 44.4 \text{ mV}$

(iv). $V_{o4} = 32.3 \text{ mV}$

$V_{max} = 593 \text{ mV}$

