


Scanned with CamScanner

Block deagnam of 8051 Mc has following features -> Internal ROM and RAM → I/o ports with programmable pins ? renêque fealures to Mc. -> Timers & Counters -> Sérial data lomme Barren Courtemans -> Eight bit CPU with reg A (accel) & 3 -> Sto bit PC & Data pointer (DPTR) -> 8 tit program status word (PSW) -> 8. bit Stack pointor (SP) -> Internal ROM OF EPROM (8751) Of 0 (8031) to 44 (8051). -> Internal RAM of 128 bytes \* Four neg barks, each confaining eight neg \* 16 bytes, which may be addressed at 69+ level. \* 80 bytes of general purpose data memory -> 32 î/p/o/p. pins arranged. as 4 8 tit ports: PO-P3 16 bet thmer / lownlise: To & T1. -> Full duplex serial data receiver / 7xcr : SBUF. -> Control Reg: 700N, 7MOD, SCON, PCON, J.P & IE -> Two Extunal & 3 internal intermept sauce -> Oscillator & clock Octs.




Scanned with CamScanner

-> Collection of 8 & 16 bit neg & 8 bit mem locations.

-> These are made to operate using the soft instite that

-> Pineret of 8051 is Shown below.

			-
Posts Bito 11	PJ 0		1
Ports Bits 9	PJ-1	Vce 40	+5V
,   H		(ADO) PO 0 39	
5	Lota 1. Ok	38	à .
7	P1 6	31	Ja
Ports Bit78	PJ. 7	36	- A
Rescl-J/P 9	No. of the Contract of the Con	PO.534	159
Rost 3 Bit 0 10 (Receiveral)	P3.0(exD) P3.1 (1xD)	PO-6 33	Arice 100 00 100
Post3 Bit 2 12	P3.2 (1NTO)	(ADA) PO. 732	Exhimed Earlie
	P3.3 (INT1)	(ALE) 30	
	P3,4 (TO)	(PSEN) 29	Program strobe Eneble.
14.40	P3.5 (T1)	A15 P2.728	also real
rorele smpelo	p3.7 (RD)	/ 26	
Coustal 3/02 18	XTAL2	25	Je '
(nystal 3/p1/19	YTAL1	( 23	- u
Coystal 3/02 18 Coystal 3/01 19 God. 12	O VSS	(49) P21 22 (As) 12/8 2011	.port 2 Bi ( O)
2001		( B) President	




-> The smallest interest of time to accomplish any single Enst " or part of a Complex instan is called m/c cycle The machique cycle is made up of 6 States.

-> A state is the basic time intoval for discrete operations of Mc such as efetching an opcode byte, dew ding an opcode or withing a data byte.

-> Juso ossulater byte define each state.

-> The time seed to execute any Easter is calculated as Tinst = Cx12d C-no of cyclus



There are two ALE Pulses per m/c cycle. The ALEP montened so capacition of arms In was the man point gives here

Engited esclar rates on the order in

The clock freq 1 serous stars the event of

# Brognam Counter and Data Pointer -> 8051 has & 16 tit 91eg the Program Counter (Pil) and the data pointer (DPTR). Each is used to hold the addr of a byte in memory. -> Porognam. Enster bylés are fetched forom locations in that are addressed by the PC Parogram Rom. may be on. the chip at addresses ooooh to OFFFh, external to the chip for add That exceed OFFFA, or totally external for all addresses from ooooh to FEFF. > The PC is automatically incomented after every instr. byte is fitched. Es may also be altered by some instans. The DPIR sieg is made up of 2 8 tit sieg. named DPH & DPL, which are used to furnish. mem. addresses for internal & external code accesses & external data accesses. -> DPIR is under the control of pgm instra & can be data accesses Specified by 918 16 bit name, ppre or by each invidual byte mame, DPH & DPL. Cac Note: Pc is the only seg that doesn't have any intoinal addr. DPTR down-1 have single internal addr; DPH & DPL voie each assigned an odd? with my prosent was appealed to the desired on the

# A & B CPU Reg

- > The 8051 Contains 34 GPR, or woosleing sig. Two of these, by A & B, hold sees of many instite, particularly math begins of English of Endowned as formed of Endward RAM in to banks, BO-123 of 8 neg.
- The Afacely) neg is too most accly neg which acts as an operand. Neg. The A seg new be suffered as implicit or specified for the instr by its spreadd! OFOR It is also bit addressible. After any aethnetic Operations ses is stored in Acc.
  - Bug is used deving meeliply & divide operations to store sec operands from multiply & divide users , a parst of MUL AB & DIV AB SIED. After multiple & division, a parst of necessary such as upper & bits of multiple & demainder in Case also division are stored in the B step. This is resed as furporary sug & can also be accord as SFR addr of OFA. This is also tit addmnible.

# Flags & Program Stalus Word (PSW)

-> Flags are 1 bit negislins provided to store the negality
of certain program insting. (Ther instruction feet the
conditions of flags & make decision based on flag states

-> This Hag neg in 8051 sourced. Program Status und

-> Thus flags are grouped inside the Program Stahus Wood
(PSW) and the power control oreg (PCON)

The 8051 has 4 math flags that nespond automatically to the outcome of math operations & 3 general purpose usor flags that can be set or reset (0) by the programmer

-> Thus made PSW is an 8 bit neg also known as flag neg but only 6 bits are used, two unused bits are user definable flags.

-> four of the flags are called conditional flags, meaning that they indicate some conditions that nescet after an instead is executed. They are hunilliary (arry (AC), Overflow (OV), carry (C) & Parily (P). User flags are named 6, 60 & 6, 61 flags are hand 6, 60 & 60 flags are hand 6, 60 & 60

Jhus PSW Contains 4 math flags, user pgm flag for & Thus PSW Contains 4 math flags, user pgm flag for & Dieg sclect bits that identify which of four G PR Banks is suggested bits that identify which of four G PR Banks is currently in ciscol. GFO & GI-1 are Shored in PCON.

PSW Reg

Cy	AC	FO RSJ RSD (	ov  -	P	i (1)	natan A	40
$\frac{1}{\text{Cy}}$	psw. T	Carry flag.		RSI	RSO.	select og B	ank 0
AC	PSW.6	Auxiliary C	my flag.	0	0	er of	1 2
FO.	RW.5	Vscr-flag 0. Reg Bank sele	chr tit 1	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	1811	3
es1 eso	PSW. 4 PSW. 3	Reg Bank S	elector tit 0	1-			
OV	PSW.2 PSW.1	Overflow-flag	6f				
ρ	PSWIQ	Parity - (lag			1		A ph

# Cy, Carry flag

- -) This flag is set wherever there is a carry out from the DI bit. This flag bit is affected after an 8 tit addo or Subn
  - -> It can also be set fo I or 'O' directly by inst? (SETBC and CLR C) [ SETB - Set bit Casey. CLR & Clear Carry.

### Auxiliany Cauy

If there is a carry. from D3 to D4 dusing an ADD or SUB operation, this tit is set else cleaned. Used by BCD Count(c) & Examina (b) But find use

P. Parily flag books a but of pour long in Parily flag reflects the no of i's in A neg only If it has odd no of 1's thron P=1, even no of 1's P20

#### OV, Overflow flag

This flag is sel- whosever the result of a signed so Operation is too large, causing high order bit to overflow to Sign bit Used to detect coross in signed withmehic Operations.

CY=1 AC =1

PZQ

1

Bit

oddonite

working leg

The 128-byte internal RAM. has 8 areas

1. -> 32 bytes from address ook to 1Fh That make up 32 looking neg organized as 4 banks of eight neg each.

-> The 4 banks are numbered 0 to 3 and one made up of

-> The h banks are numbered 0 to 3 and are made up of eight neg named. Ro to RT.

-> Each neg can be addressed by name or its LAM addr.
Eg lo of Bank 3 is Roor addr 18h.

-> Bits RSO & RSI in RSW determine which bank of Ireq is Currently, in use at any time when pgm is Sunning.

2. A bit addriable area of 16 byles occupies kAM byte address 20h to 25h, formery total of 128 addressele tits. Bit addresses are from ooh to 712h.

Eg: - Bit addr. HEh is also Ith bit of byte addr 29 B.

3. A general purpose lam alea above the bit area, from 30 h to 4th, addresable as bylés.

The Stade & the Stade pointing

- \* Stack is a section of RAM used by epu to store information temporourily. The information be data (explin).
- \* This is need since there is only a limited no of reg \* To access the Stack a neg called stack pointer reg is used (SP), which is of 8 to its wide which means pan add that is called top of stack to FFh & had an internal it can take the values from 00 to FFh & had an internal
- \* When powered cep SP neg Contains the Value Of, thus loc 08 is the first location resed for Stack by the 8051

  \* The storing. Of a CPU neg in stack. is called a PUSH and pulling the Contents of I the Stack back into a Cro neg is called a POP.

Pushing onto stack.

Sp points to the last used low of the Stuck. Once the Sp points to the last used low of the Sp is incremented by 1.

data is pushed onto the stack sp is incremented by 1.

Sp is decremented by 1 whom the clase is popped.

From the stack.

Pushing onto stacle

Tushing onto stacle

The before slowing the data on to the stack. So that stack.

The stack of the stack.

-> To PUSH the seg onto the stack roce acced use their lan address.

Nok PSW, A, PC to bookerst ore to be stored in meest before whring a function.

UKO
Bernko is selected.  16:25
DI35H 6
PUSH 4 push 6 POSH J PUSH 4
0B 0B 0B F3
6A 0A 09 12 09 12
08 08 25 $\frac{08}{Sp=09}$ $\frac{25}{Sp=0A}$
Popping from Stack
Popping from Stack  The sop byte of stack is copied to reg.  The sop byte of stack is copied to reg.  Specified too every pop & Sp is duraemente
Eg: pop 3 ; pop stade into 23
Pop 5 U R5
POP 2, ALTO POP3 ALTO POP5 ALTO POP2
9 бри рорз ди рогз дана 0В 54 0В 0В 0В
OA F9 OA F9. OA OA
09 76 09 76 09 76 09
08 60 08.60 08 60 08 60
Shut SP = 0B 8p=0A 8p=09 Sp=08  \$\frac{1}{2} = \frac{1}{2}
86 RS = F9 R2 - 76

Locations 08 to IF in RAM can be used for stack.
I incremented above IF it will jump to 30 to IF because it with into life addressible area. Above this stack overflows. Special Función Registers -> The Aeg A, B, PSW, DPTR and so on also have addrines 10th like Po-R7 & such sieg are called Speciful Junction Regs (STK) -> They can be accerted by their names or address -> SFR have addrine bln 804 Ep FF4. SFR hid-. A - A ed & -OEOh 3 - Breg. - Opon 8ch- THO - From Counter O highly to 100 cycle low byle PSW - Program Halus 2008 of 100h of 41-80h Times/woulin 1 high light low the SP -> Stack pointer-814 111-88h. SCOH ash Liveal Contral DPTR -> Data ptr (2 by ks.) SBUF-99h Serial Data Buston DPL -> low by let - 82h PCON - Bh Power ambol. DPH -> High Eyer -83h Posto 80h PO 1 90 h 2 0 40h 122 3 0160h Interrupt priority Control -OBSh 10 11 Emble Control - OAPh W Jenus/ lanki moch len mel - 89h 7 MOD Timer/Courli 2 control. -88h TON

The program code is contained in inlinal Rom memory occupies the Code address space from occupies the

-> Program addrinis higher man OFFITh which exceed are intered Rom capacity. makes 8051 to Jetch codes from external pgm memory.

-> Also code bytes can be fished exclusively from external mem addresses 0000h to FFFFh. hy connecting external acers pin to good (EA.).

external acers pin to good (EA.).

Code space is decided by the designer.

Shat is an Aschitchier? - Internal Durign of a Chip ) is a design which com refer to other B/wors of some of h/w & s/w. The arch of a sys always defines its broad outlones Esmoy define precise mechanisms as well.

-> An arch ding shows the relationship b/or diff Components of sys. which describes. The avorable concept of a sys. atil and franchis

e 1.41 per f. riders

Janual lan made mode

Money Cause ? white

かっまた

## Pin Diagram

### Vcc (pîn 40):

Vcc provides supply voltage to the Chip. The v+g Source is +5v.

GND (pin 20) : Ground.

XTALI and XTAL2 (pins 19,18)

# RST (pin 9): rusel-

- it is an i/p pin & is active high (normally low)
- It is a paver on rect. On applying a high pulse to est, The Mc will orch & all values in mag will be lost.

# EA (pin 31): External access

-> If EA is connected to GND to indicate the coole is Stored Externally decide whether using on this momory

# BEN (Program Store Enable)

This is an olp pion & is worked to the OF pion of this (ROM. & is used to hand signed from ext program mem.)

deide whether (wde or dela is stond in ext nem.

Address Latch enable

- -> an of pin & is active high.
- -> is used for demulteplexing the addr & data by. Connecting to the Gipin of 74L8373 latch for mito

2 Alt pulme all available for out me yet

- The four ports PO, P1, P2 & P3
- Each pool-uses 8 pins
- All I/o pins one bi-directional.

ins 32-39 poot-0 (20.0 to PO.7) Tower ordu add and data bus signels ale multiplemed with

Pins 21-28. Ilo post, higher order add the bigneds are multiplexed. with bi deschanel pest.

Pins 10-17. This post serves other func like interfacing LD & We, Serial Common signely exp & 7x1

Pars 1-8 pully I/o port.

PROSTS

POSTS

INTO :-> entired Entroupt pinsINTI

ON TO SERVICE OF THE POST point Exposered pringe

عاد مر المر المراه المراع المراه المراع المراه المراع المراه المر

personal roll free of