

UNIT - II

Behavioral Description:

Highlights:

- ⇒ The data-flow simulations were implemented to describe digital systems for known digital structures like adders, multiplexers and latches.
- ⇒ The behavioral description is a powerful tool to describe systems for which the digital logic structures are not known or are hard to generate.
 - Ex :- Complex arithmetic units
 - Computer control units
 - biological mechanisms - to describe the physiological action of certain organs, such as the kidney or heart.

- * It describes the system by showing how the outputs behave according to changes in the inputs.
- * For this description, we do not need to know the logic diagram of the system; we must know how the output behaves in response to change in the input.
- * In VHDL → behavioral description statement is "process".
- * In Verilog → "always" and "initial"
- * For VHDL, the statements inside the process are sequential. Verilog → statements are concurrent.

Structure of the HDL behavioral description:

- The predeclined word "process" is used in VHDL.
- Every VHDL behavioral description has to include a process.

VHDL:

```
entity half_adder is
  port (I1, I2 : in bit; O1, O2 : out bit);
end half_adder;
architecture behave_ex of half_adder is
begin
  process (I1, I2)
  begin
    O1 <- I1 xor I2 after 1ns;
    O2 <- I1 and I2 after 1ns;
  end process;
end behave_ex;
```

Verilog:

```
module half_add (I1, I2, O1, O2);
  input I1, I2;
  output O1, O2;
  reg O1, O2;
  always @ (I1, I2)
    begin
      #10 O1 = I1 ^ I2;
      #10 O2 = I1 & I2;
    end
endmodule
```

Process = VHDL:

- ⇒ The statement process (S1, S2) is a concurrent statement.
 - * The process statement is executed (activated) only if an event occurs on any element of the sensitivity list. Otherwise the process remains inactive.
 - * If the process has no sensitivity list, then the process is executed continuously.
- ⇒ All statements inside the body of the process are executed sequentially.
- ⇒ The sequential execution means sequential calculation.
 - * The calculation of all statement will not wait until the preceding statement is assigned - only until the calculation is done.

Verilog :- (start always)

- ⇒ In contrast to VHDL, all verilog statements inside always are treated as concurrent.
- ⇒ Any signal that is declared as an O/P should also be declared as "register" (reg) if it appears inside always.

VHDL variable - Assignment statement:

- ⇒ The use of "variables" inside process is common practice in VHDL behavioral descriptions.
- ⇒ Consider the two assignment statements inside a process.

sig : process (t₁)

begin

S₁ : S₁ \leftarrow t₁;

S₂ : S₂ \leftarrow not S₁;

end process;

label:

→ S₁, S₂ are the labels.

→ These labels ~~are~~ does not used for compilation or simulation.

→ They are used to refer a certain statement.

⇒ In above example 'S₁' is appears in both statements left-hand side in S₁ & right-hand side in S₂.

* At simulation time T₀,

$$t_1 = 0 \text{ and } S_1 = 0$$

* At simulation time T₁,

t₁ changes from 0 to 1. (event)

⇒ process is activated now, and S₁ is calculated as '1'. But, S₁ does not acquire this new value of '1' at time T₁, but rather at T₁ + Δ.

⇒ In S₂, S₂ at T₁ is calculated using the old value of S₁(0).

⇒

Now, if we use : Variable assignment statements as follows:

Vnub : process (t_1)

Variable temp₁, temp₂ : bit ; -- Variable declaration

begin

St 1 : temp₁ := t₁ ; -- Variable assignment.

St 2 : temp₂ := not temp₁ ;

St 3 : S₁ \leftarrow temp₁ ;

St 4 : S₂ \leftarrow temp₂ ;

end process ;

Comparing with C language code:

⇒ Variable assignment statements are calculated and assigned immediately with nodelay time b/w calculation and assignment.

⇒ Assignment operator is " \leftarrow "

⇒ If t₁ acquires a new value of 10 at T₁, then immediately temp₁ = 1 and temp₂ = 0.

⇒ For statement 3 & 4, S₁ acquires temp₁ (1) at T₁ + Δ and S₂ acquires temp₂ (0) at T₁ + Δ.

Sequential statements: (If, case & loop)

⇒ There are several statements associated with behavioral descriptions.

⇒ These statements have to appear inside "process" in VHDL or inside always or initial in Verilog.

(i) If Statement:

- IF is a sequential statement, that appears inside "process" or "always & initial".
- If has several formats.

(ii) VHDL If formats:

```
if (Boolean expression) then  
Statement 1;  
Statement 2;  
Statement 3;  
.....  
else  
Statement a;  
Statement b;  
Statement c;  
end if;
```

Verilog If Formats

```
if (Boolean Expression)  
begin  
Statement 1;  
Statement 2;  
end  
else  
begin  
Statement a;  
Statement b;  
Statement c;  
end
```

Example: Consider the following statements in VHDL

```
VHDL  
if #clk = '1' then  
temp := S1;  
else  
temp := S2;  
end if;
```

Verilog
if (#clk == 1)
temp = S1;
else
temp = S2;
end

If only one statement begin and end can omitted

(ii) 'if' as a latch

⇒ The else statement can be eliminated, and in this case the 'if' statement simulates a latch.

Ex:-

VHDL

```
if clk = '1' then  
    temp := s1;  
end if;
```

Verilog:

```
if (clk == 1)  
begin  
    temp = s1;  
end
```

If clk is high then the value s1 is assigned to temp. If clk is not high, temp retains its current value as latch.

(ii) 'if' as Else-if:

VHDL

```
if (Boolean exp 1) then  
    Statement 1; Statement 2;  
else if (Boolean exp 2) then  
    Statement a; Statement b;  
else  
    Statement x; Statement y;  
end if;
```

Verilog:

```
if (Boolean exp 1) --  
begin  
    Statement 1; Statement 2;  
end  
else if (Boolean exp 2)  
begin  
    Statement a; Statement b;  
end  
else  
begin  
    Statement x; Statement y;  
end
```

Ex:-

~~```
if signal1 = '1' then
 temp := s1;
end if
```~~

## VHDL

```

VHDL
if signal1 = '1' then
 temp := s1;
end if;
if signal2 = '1' then
 temp := s2;
else
 temp := s3;
end if;

```

```

if (signal1 == 1)
 temp = s1;
else if (signal2 == 1)
 temp = s2;
else
 temp = s3;
```

After execution :-

| <u>signal1</u> | <u>signal 2</u> | <u>temp</u> |
|----------------|-----------------|-------------|
| 0              | 0               | s3          |
| 0              | 1               | s2          |
| 1              | 0               | s1          |
| 1              | 1               | s1          |


⇒ Boolean expression may specify other relational operators, such as inequality or greater than or less than.

Behavioral description of a 2x1 multiplexer with tristate output low enable signal:

⇒ To describe the behavior of the output of a multiplexer with a change enable input, we develop a flowchart for the multiplexer.

⇒ The flowchart shows how the output behaves with the input.

- EN → high → The output is high impedance if the enable is high.  
 O/P → 'Z'  
 EN → low → when the enable is low,  
 O/P → B ; Select = 1  
 → A ; Select = 0  
 ...  
 ⇒ we do not need to know the logic diagram of the multiplexer to write the HDL behavioral ~~diagram~~ description.



HDL description of 2x1 multiplexer using if-else

VHDL:

```

library IEEE;
use IEEE.STD.TEXT.all;
entity mux_if is
port (A, B, SEL, EN : in std_logic; Y: out std_logic);
end mux_if;

```

architecture MUX-bh of mux\_if is

begin

process (S1, A, B, EN)

-- Sensitivity list

variable temp : std\_logic;

-- Common practice to  
avoid the timing error  
due to sequential  
execution

begin

~~process~~ ~~begin~~

if EN = '0' then

if SEL = 'Y' then

temp := B;

else

temp := A;

end if;

~~else~~ Y ← temp;

else

~~if~~ Y ← Z;

end if;

end process;

end mux-bh;

Vhdl :-

module mux2xi (A, B, SEL, EN, Y);

input A, B, SEL, EN;

output Y;

reg Y;

always @ (SEL, A, B, EN)

begin

if (EN == 1)

Y = 1'bZ;

else

begin if (SEL)

Y = B; // procedural assignment -

are used to assign  
values to variables

declared as reg.

Y = A;


end

~~begin~~ end

endmodule

if can appear  
inside always,  
initial, dn's and blocks Y/

## Simulation waveform:



HDL description of 2x1 multiplexer using Cle - id:

VHDL:

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity mux_bh is
port (A,B,SEL,EN: in std_logic; y: out std_logic);
end mux_bh;
architecture mux_bh of mux_bh is
begin
process (SEL,A,B,EN)
variable temp: std_logic;
begin
if (EN = '0') and (SEL = '1') then
temp := B;
elsif (EN = '0') and (SEL = '0') then
temp := A;
else
temp := Z;
end if;
y <= temp;
end process;
end mux_bh;
```

### VHDL:

```
module MUXBH (A, B, SEL, EN, Y);
 input A, B, SEL, EN;
 output Y;
 reg Y;
 always @ (SEL, A, B, EN)
 begin
 if (EN == 0 & SEL == 1)
 begin
 Y = B;
 end
 end else if (EN == 0 & SEL == 0)
 begin
 Y = A;
 end
 else
 begin
 Y = 1'bZ;
 end
 end
 end module
```

### Signal and Variable assignment:

- ⇒ A process is written based on signal-assignment statements, and the other process is written based on ~~signal~~ variable-assignment statements.
- ⇒ A comparison of the simulation waveforms of these two processes will highlight the differences b/w the two assignment statements.

Ex: 2

D-latch using variable and signal assignments

functionality of D-latch:

if EN is active


O/p  $\rightarrow$  follows the i/p D.

EN is inactive

O/p remains same (unchanged)

Flow chart

Logic symbol



✓ HDL code using Variable assignment statements:

entity

D1-var is

port (d, E : in bit; Q, Qb : out bit);

end D1-var;

architecture D1-behav of D1-var is

begin

VAR : process (d, E)


Variable temp1, temp2 : bit ;

```

begin
 if F = '1' then
 temp := d ;
 temp_2 := not temp_1 ;
 end if ;
 Qb ← temp_2 ;
 Q ← temp_1 ;
end process VAR ;
end process DL behav;

```

waveform:



Clearly from the waveform, the code correctly represents a D-latch where Q follows d' when F is high; otherwise retains its previous value. Also Q<sub>b</sub> is the invert of Q at all times.

## HDL Code of D-latch using Signal Assignment Statement

entity D-latch is

port (d, E : in bit; Q : buffer bit; Qb : out bit);

end D-latch;

architecture Dlatch-behave of D-latch is

begin

process (d, E)

begin

if E = '1' then

Q  $\leftarrow$  d; -- Signal assignment


Qb  $\leftarrow$  not Q;

end if;

end process;

end Dlatch-behave;

waveform:-



The waveform shows the simulation of D-latch.

$\Rightarrow$  The figure shows, Q following Qb, which is an error because Qb should be the input of Q.

VHDL code for D-latch:

```
module D-latch (d, E, Q, Qb);
 input d, E;
 output Q, Qb;
 neg Q, Qb;
 always @ (d, E)
 begin
 if (E == 1)
 begin
 Q = d;
 Qb = ~Q;
 end
 end
endmodule
```

## (2) Case Statement:

The case statement is a sequential control statement.

Format :- (VHDL)

case (control expression) is

when test value (or) expression  $\Rightarrow$  statements 1;

when " " "  $\Rightarrow$  statements 2;

when " " " "  $\Rightarrow$  statements 3;

when others  $\Rightarrow$  statements 4;

end case;

## Variables

Case (control-expression)

test values : begin statements1 ; end

test values : begin statements2 ; end

test values3 : begin statements3 ; end

default : begin default statements end

endcase

Ex :- VITAL control <sup>expr.</sup>  
Case sel is value of control exp.  
when "00"  $\Rightarrow$  temp := I1;  
when "01"  $\Rightarrow$  temp := I2;  
when "10"  $\Rightarrow$  temp := I3;  
when others  $\Rightarrow$  temp := I4;  
end case;

variable:  
Case sel  
2'bo0 : temp = I1;  
2'bo1 : temp = I2;  
2'b10 : temp = I3;  
default : temp = I4;  
endcase.

$\Rightarrow$  the control is "sel":

If sel = 00, then temp = I1;

If sel = 01, then temp = I2;

If sel = 10, then temp = I3;


If sel = 11 or other values then temp = I4.

$\Rightarrow$  All your values have the same priority.

(i.e) if sel = '10', then the 3rd statement is executed directly without checking the first & second expressions.

Ex: Behavioral Description of a positive edge-triggered JK-flip-flop using the case statement:

- ⇒ edge triggered J-K's are sequential circuits.
- ⇒ They are triggered by the edge of the Clk.
- ⇒ Positive (or) negative edge J-K's sample the input only at the positive (or) negative edges of the Clk.



Symbol

State 0


State 1

00

01

10

11



state diagram

⇒ The state diagram shows the possible states of 'q' state 0 or state 1.

⇒ Transition b/w these two states has to occur only at the positive edges of the Clk.


→ If the current state is 0 ( $q=0$ ), then the next state is 0 ( ~~$q=1$~~ ) i.e.,  
 $JK = 0x(1x)$

$$\cancel{0} \cancel{0} \cancel{J} \cancel{K} = \cancel{0} \cancel{x}(\cancel{1}\cancel{x})$$

where 'x' is don't care

→ If the ct state is 1 ( $q=1$ ), then the next state is 1 ( ~~$q=0$~~ ) i.e.,  $JK = x0(x1)$ .

| J | K | clk            | $q$ (next state)                              |
|---|---|----------------|-----------------------------------------------|
| 0 | 0 | ↑              | No change(hold), next = current               |
| 1 | 0 | ↑              | 1                                             |
| 0 | 1 | ↑              | 0                                             |
| 1 | 1 | ↑              | Toggle (next state) = invert of current state |
| X | X | no rising edge | No change(hold), next = current               |



HDL code for a (t)ime edge-triggered JK flip-flop  
using the case statement:

VHDL:

```
library ieee;
use ieee.std_logic_1164.all;
entity JK_FF is
port (JK : in bit_vector(1 downto 0);
 Clk : in std_logic; q, qb : out bit);
end JK_FF;
```

Architecture JK-BHE of JK-FF is  
begin

```
process (Clk, JK)
```

Variable temp1, temp2 : bit;

```
begin
```

if rising edge (Clk) then

Case JK is

when "01"  $\Rightarrow$  temp1 := '0';

when "10"  $\Rightarrow$  temp1 := '1';

when "00"  $\Rightarrow$  temp1 := temp1;

when "11"  $\Rightarrow$  temp1 := not temp1;

```
end Case;
```

$q \leftarrow \text{temp1};$

$\text{temp2} := \text{not temp1};$

$qb \leftarrow \text{temp2};$

end if;

```
end process;
```


```
end JK_BHF;
```

Vhdl:

```
module JK_FF (Jk, clk, q, qb);
 output [1:0] Jk;
 input clk;
 output q, qb;
 reg q, qb;
 begin
 always @ (posedge clk) JK
 case (JK)
 2'd0 : q = q;
 2'd1 : q = 0;
 2'd2 : q = 1;
 2'd3 : q = ~q;
 endcase
 qb = ~q;
 end
 endmodule
```

⇒ where rising-edge (VHDL) and posedge (Vhdl) are predefined words called "attribute".

They represent the itive edge of the clk.  
simulation waveform:



## Verilog caseX and caseZ:

- ⇒ Verilog has another 2 variations of "case" statement : caseX and caseZ
- ⇒ caseX ignores the "don't care" values of the control expression.
- ⇒ caseZ ignores the "high impedance" values of the control expression.

Ex:-

caseX (a1)

4'bXXX1 : Q2 = 4'd1;

4'bXX10 : Q2 = 4'd2;

-----  
endcase

all occurrence of X is ignored.

~~a2=1~~ if, and only if, the LSB of a1 is 1

~~a2=2~~ if the bits of order 0 & 1 are 10

Ex:-

caseZ (a1)

4'bZZZ1 : Q2 = 4'd1;

4'bZZ10 : Q2 = 4'd2;

-----  
endcase

## Ex:- Verilog Description of a priority encoder Using Case

⇒ priority encoder encodes the inputs according to a Priority set by the user.

Ex:-

when the I/P's represent interrupt requests. if, two or more interrupt requests are issued at the same time by devices needing service, and the central processing unit (CPU) can serve only one device at a time, then one of these request should be given priority over the others and be served first.

⇒ The priority encoder can handle this task.

⇒ The I/P to the priority encoder is the interrupt requests and the O/P of the priority encoder can be memory addresses where the service routine is located.

Truth table:

| input     | output |
|-----------|--------|
| a<br>xxx1 | b<br>1 |
| xx10      | 2      |
| x100      | 4      |
| 1000      | 8      |
| others    | 0      |

VHDL description for a 4-bit priority encoder

```
Module encoder_4 (Int_reqa, Routb_addrs);
 input [3:0] int_req; (a)
 output [3:0] Routb_addrs; (b)
 neg [3:0] Routb_addrs; (b)
 always @ (Int_req) (a)
 begin
 case (Int_req)
 4'bxxx1 : Routb_addrs = 4'd1;
 4'bxbx10 : Routb_addrs = 4'd2;
 4'bx100 : Routb_addrs = 4'd4;
 4'bx1000 : Routb_addrs = 4'd8;
 default : Routb_addrs = 4'd0;
 endcase
 end
 endmodule
```

simulation output:

|                              |                                                         |
|------------------------------|---------------------------------------------------------|
| (a) Int_req                  | [1111   1110   1000   0011   1100   0101   0000   0110] |
| (b) Rout <sup>b</sup> _addrs | [0001   0010   1000   0001   0100   0001   0000   0010] |

bit 0 of input a has highest priority.

## LOOP statement:

- ⇒ loop is used to repeat the execution of statements written inside its body.
- ⇒ The no. of repetitions is controlled by the range of an index parameter.
- ⇒ The loop allows the code to be shortened.

### (1) For-loop:

General format:

```
for (lower index value) (upper index value) (step)
statements ; ; ;
end loop
```

- ⇒ If the value of index is b/w lower & upper, all statements written inside the body of the loop are executed.
- ⇒ For each cycle, the index is modified at the end of loop according to the step.
- ⇒ If the value of index is not b/w the lower & upper value, the loop is terminated.

Ex :-

VHDL

verilog:

```
for i in 0 to 2 loop
if temp(i) = '1' then
result := result + 2**i ;
end if;
end loop;
```

```
for(i=0; i<=2; i=i+1)
begin
if (temp[i] == 1)
begin
result = result + 2**i;
end
end
```

- ⇒ The index is 'i' lower value is '0' & the upper value is 2. the step is '1'.
- ⇒ All statements b/w the for statement and end loop (VHDL) or end (verilog) are executed until the index 'i' goes out of range.
- ⇒ At the very beginning of the loop, 'i' takes the value of '0' and the statements if and result are executed as:  

```
if temp(0) = '1' then
result := result + 2**0;
```
- ⇒ When the program encounters the end of the loop it increments i to 1.
- ⇒ If 'i' is less than or equal to 2, the loop is repeated; otherwise, the program exits the loop and executes statements.

⇒ In VHDL, we do not have to declare index 'i'; in Verilog, it has to be declared.

## (2) While - loop:

general format:

while (condition)

statement 1;

statement 2;

....

end

⇒ As long as the condition is true, all statements written before the end of the loop are executed, otherwise the program exits the loop.

Ex:- VHDL

while ( $i < x$ ) loop

$i := i + 1;$

$Z := i * z;$

end loop;

Verilog:

while ( $i < x$ )

begin

$i = i + 1;$

$Z = i * z;$

end

⇒ In the above example the condition is ( $i < x$ ). As long as 'i' is less than x, i is incremented, and the product  $i * z$  is calculated and assigned to 'Z'.

### (3) Verilog repeat:

- ⇒ In Verilog, the sequential statement "repeat" causes the execution of statements b/w its begin and end to be repeated a fixed number of times; no condition is allowed in repeat.

Ex:- repeat (32)

begin

#100 i = i + 1;

end

b7.2

- ⇒ 'i' is incremented 32 times with a delay of 100 screen time units.

### (A) Verilog Forever:

- ⇒ The statement "forever" in Verilog repeats the loop endlessly.

- ⇒ One common use for "forever" is to generate clocks.

Ex:- Initial

begin

clk = 1'bo;

forever #20 clk = ~clk;

end

## VHDL Next and Exit:

In VHDL, next & exit are two sequential statements associated with loop.

Exit  $\Rightarrow$  causes the program to exit the loop  
Next  $\Rightarrow$  causes the program to jump to the end of the loop.

Ex:-

for i in 0 to 2 loop

....

next when z = '1';

Statement1; Statement2;

end loop;

Statement3;

- $\Rightarrow$  In this example, at the beginning of the loop is execution, i takes the value 0; at the statement next when  $z = 1$ , the program checks the value of z,
- $\Rightarrow$  if  $z = 1$ , the Statement1 is skipped and incremented to 1.
- $\Rightarrow$  The loop is then repeated with  $i = 1$ .
- $\Rightarrow$  If 'z' is not equal to '1' the Statement1 is executed and 'i' is incremented to 1, and the loop is repeated.

## Behavioral Description of a 4-bit Active edge triggered counter

Calculating the factorial using behavioral description with while-loop:

⇒ HDL behavioral description is used to find the factorial of aitive number 'n'.

⇒ The factorial of N,  $N! = N(N-1)(N-2)(N-3)\dots 1$ .

$$\text{Ex:- } 4! = 4(3)(2)(1) = 24.$$

⇒ Where  $n - \text{i/p}$  } both are declared as natural;  
 $z - \text{o/p.}$  }  
this restricts the values of  
 $N \times z$  as positive integers.

### VHDL :

entity factorial is  
port (N: in natural; Z: out natural);  
end factorial;

architecture factorial of factorial is  
begin

process (N)

variable Y, i: natural;

begin

$Y := 1;$

$i := 0;$

$$N = 4$$

while ( $i < N$ ) loop

$i := i + 1;$

$y := y * i;$

end loop

$Z \leq y;$

end process;

end factorial-behav;

$$0 < i$$

$$0 < 4$$

$$i = 1, \dots, 4$$

$$y =$$

$$y = 1 * 1 = 1$$

$$1 < 4$$

$$i = 2$$

$$y = 1 * 2 = 2$$

$$2 < 4$$

Vivado:

$$i = 3$$

$$y = 2 * 3 = 6$$

module factorial (N, Z);

output [15:0] Z;

input [15:0] N;

reg [15:0] Z;

integer i;

always @ (N)

begin

$Z = 1;$

$i = 0;$

while ( $i < N$ )

begin

$i = i + 1;$

$Z = i * Z;$

end

end


endmodule

$$3 < 4$$

$$i = 4$$

$$y = 6 * 4 = 24$$

$$4 < 4$$



## Booth's multiplication Algorithm:

- ⇒ Applicable for signed binary numbers only.
- ⇒ Employs 2's complement scheme to represent all signed binary integers.
- ⇒ Reduces number of multiplication steps.
- ⇒ uses both add & subtract as well as right shift arithmetic.  
left most bit → sign bit.
- ⇒ takes two 4 bit numbers as multiplicand and multiplier → the product is 8 bit's with left most bit sign bit.

~~0011~~ → ~~right shifts only~~.

- ⇒  $x \rightarrow$  multiplicand (4 bit)
- $y \rightarrow$  multiplier (4 bit)
- Sum  $\rightarrow$  product (8 bit)  
        initialized as 0000 0000

- ⇒ String :- A string consists of one or more consecutive ones.

The beginning of the string is the transition from 0 to 1.

while the end of the string is transition from 1 to 0.

- ⇒ To detect the transition, a 1 bit reg 'E' is used to hold '0' initially.
- ⇒ By comparing 'E' with the bits of 'x', the beginning and end of the string can be detected.

E:  $5 \times -5$

$$x = 5 = 1011$$

$$y = -5 = 0101 \text{ (2's comp. of 5)}$$

$$-y = -(-5) = 5 = 1011 \text{ (2's comp. of 4)}$$

$$E = 0$$

$$\text{Sum} = 0000 \quad 0000$$

$$\begin{array}{r} 0000 \\ + 00 \\ \hline 0000 \end{array}$$

$$1000 = 0$$

(+0)

$i=0$

$x[1]$

1011  $\rightarrow 0$

F

sum

0000 0000

commands

$$\begin{array}{r} 1011 \\ - 1011 \quad 0000 \\ \hline 0101 \quad 1000 \end{array}$$

sub 4 (add -4)

1101 1000

shift right

$$\begin{aligned} &\text{sum}[7] = \text{sum}[6] \\ &E = x[0] \end{aligned}$$

$i=1$

1011  $\rightarrow 1$

$\rightarrow 1$

0110 1100

shift right

1110 1100

$$\begin{aligned} &\text{sum}[7] = \text{sum}[6] \\ &\text{E} = x[1] \end{aligned}$$

$i=2$

1011  $\rightarrow 1$

01

add 4