USN:	1	D	S	1		Е	С			
------	---	---	---	---	--	---	---	--	--	--

## Dayananda Sagar College of Engineering Department of Electronics & Communication Engg. Continuous Internal Evaluation – III

Course Name : Digital Signal Processing	Date:	4/1/2021
Course Code: 18EC5DCDSP	Day:	Monday
Semester: 5	Timings :	1PM-2.30PM
Max Marks: 50 M	Duration :	1½ Hrs.

					Question Des	scriptic	on			M ar	(		
										-	Le		
	(a) Which one of the following is true with Von Neuman architecture												
1	(a)	Wł	nich one of the fo	llowin	g is true with V	on N	euman architectui	re					
		i)	pipelining is possible	ii)	dedicated address and data bus for program and data memory	iii)	Always preferred	iv)	memory is shared by both program and data	1			
	(b)	Cir	cular buffer is a										
		i)	LIFO register	ii)	FIFO register	iii)	FILO register	iv)	LIFO register	1			
	(c)	TM	IS C3X CPU con	itains a	n ALU which	is ca	pable of operating	g on					
		i)	both integer and floating- point	ii)	floating point	iii)	fixed point	iv)	Fractional points	1			
١,	(d)	arithmetic HPI in TMS320CXX is											
	(u)	,											
		i)	Host port interface	ii)	Host peripheral interface	iii)	House port interface	iv)	Host port interrupt	1			
	(e)												
		i)	CPU of DSP processor	ii)	ALU of DSP processor	iii)	decoder	iv)	None of the above	1			
	(f)	An assembler directive is the											
		i)	message for the DSP Processor	ii)	message for the compiler	iii)	Instruction	iv)	message for the assembler	1			
	(g) Number of timer interrupts in TMS320C6X processor is									1			
		i)	4	ii)	12	iii)	2	iv)	None of the above	1			
(	(h)	CS	R in interrupt con	ncept i	s control		control		current				
		i)	sequence register	ii)	status register	iii)	sequence register	iv)	status register	1			
	(i)	All	interrupts remai IE is not	n pend	CPU has a								
		i)	enabled	ii)	pending branch instruction	iii)	ICR is having a zero	iv)	None of the above	1			
	(j)	Wł	nich of the below	is cor		0 bit v	alue			1			

		i) A3:A2 ii) A2:A3 iii) A5:A4 iv) Both i and iii							
	Γ								
2	2)		4						
	a)	Explain in detail the Von Neuman architecture and Harvard architecture							
	b)	Compute the lattice coefficients for the FIR filter given below $Y(n)=x(n)+1/3x(n-1)+1/2x(n-2)+1/3x(n-3)$ . Draw the lattice form							
3	a)	Draw the functional block diagram of TMS320C6713 architecture and explain in detail.	8						
	b)	List the Salient features of TMS320C6713 Digital Signal Processor	2						
4		Perform the following operations  1)Convert the Q-15 signed number 1.010101110100010 to the decimal  2)Find the Q-15 representation for the decimal number -0.2160123  3)Add the following two-Q-bit numbers  1.101010111000001 + 0.010001111011010  4) Convert the following IEEE single precision format to the decimal format 101000000.0100000.	10						
		OR							
5		Convert each of the following decimal numbers to the floating point number using the format of 4 bits for exponent and 12 bits for mantissa  1) 0.2683 2) -0.1890 3) 0.1101235 4) -10.430527	10						
6	a)	Illustrate the mode of operation of indirect addressing mode with examples (TMS320C6X processor)	6						
	b)	Explain in brief the Pipelining operation of TMS320C6X processor with one example	4						
		OR							
7	a)	Explain in brief the following with respect to TMS320C6X processor 1.Functional units 2.Fetch and execute packets	4						
	b)	Illustrate the working of add/subtract/multiply instruction with respect to TMS320C6X processor showing example.	6						