## ZYNQ™-7000 ALL PROGRAMMABLE SoCs



_			All Programm										
	Device Name		7010	Z-7			Z-7030			Z-7045			'100
	Part Number	XC7Z010 XC7Z020 XC7Z030 XC7Z045							XC7	Z100			
Processing System	Processor Core												
	Processor Extensions												
	Maximum Frequency		80	O MHz						to 1 GHz (			
	L1 Cache												
	L2 Cache												
	On-Chip Memory												
	External Memory Support (2)												
	External Static Memory Support (2)												
	DMA Channels												
	Peripherals												
	Peripherals w/ built-in DMA <sup>(2)</sup>												
	Security <sup>(3)</sup>	RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot											
	Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)	2x AXI 32b Master, 2x AXI 32b Slave, 4x AXI 64b/32b Memory											
Programmable Logic	Xilinx 7 Series Programmable Logic Equivalent	Artix™-7 FPGA		Artix™-	Artix™-7 FPGA		Kintex™-7 FPGA		Kintex™-7 FPGA			Kintex™	-7 FPGA
	Programmable Logic Cells (Approximate ASIC Gates <sup>(4)</sup> )	28K Logic Cells (~430K)		85K Logic Cells (~1.3M)		125K Logic Cells (~1.9M)		350K Logic Cells (~5.2M)		444K Logic Cells (~6.6M)			
	Look-Up Tables (LUTs)	17,600		53,200		78,600		218,600			277,400		
	Flip-Flops	35,200		106,400		157,200		437,200		554,800			
	Extensible Block RAM (# 36 Kb Blocks)	240 KB (60)		560 KB (140)		1,060 KB (265)		2,180 KB (545)		3,020 KB (755)			
	Programmable DSP Slices (18x25 MACCs)	80		220		400		900		2,020			
	Peak DSP Performance (Symmetric FIR)	100 GMACs		276 GMACs		593 GMACs			1,334 GMACs			2,622 GMACs	
	PCI Express® (Root Complex or Endpoint)	-	_	_		Gen2 x4		Gen2 x8			Gen2 x8		
	Analog Mixed Signal (AMS) / XADC <sup>(2)</sup>					t, MSPS AD							
	Security <sup>(3)</sup>												
Speed Grades	Commercial (0C to 85C)					-1							-1
	Extended (0C to 100C)											I/A	
	Industrial (–40C to 100C)			-1, -2								-1	, -2
Packages	Package Type <sup>(5)</sup>	CLG225 <sup>(1)</sup>	CLG400	CLG400	CLG484	FBG484	FBG676	FFG676	FBG676	FFG676	FFG900	FFG900	FFG1156
	Size (mm)	13x13	17x17	17x17	19x19	23x23	27x27	27x27	27x27	27x27	31x31	31x31	35x35
	Pitch (mm)	0.8	0.8	0.8	8.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
	Processing System User I/Os (excludes DDR dedicated I/Os) <sup>(6)</sup>	32	54	54	54	54	54	54	54	54	54	54	54
	Multi-Standards and Multi-Voltage SelectIO <sup>™</sup> Interfaces (1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V)	54	100	125	200	100	100	100	100	100	212	212	250
	Multi-Standards and Multi-Voltage High Performance SelectIO Interfaces (1.2V, 1.35V, 1.5V, 1.8V)	_	_	_	_	63	150	150	150	150	150	150	150
	Serial Transceivers	_	_	_	_	4	4	4	8	8	16	16	16
	Maximum Transceiver Speed (Speed Grade Dependent)	N/A	N/A	N/A	N/A	6.6 Gh/s	6.6 Gh/s	12.5 Gh/s	6.6 Gh/s	12.5 Gh/e	12.5 Gb/s	10.3 Gb/s	10.3 Gb/s

- Notes: 1. 1 GHz processor frequency is available only for -3 speedgrades for devices in FlipChip packages. Please see the data sheet for more details.
  - 2. Z-7010 in CLG225 has restrictions on PS peripherals, Memory interfaces and I/Os. Please refer to the Technical Reference Manual for more details.
  - 3. Security block is shared by the Processing System and the Programmable Logic.
  - 4. Equivalent ASIC gate count is dependent of the function implemented. The assumption is 1 Logic Cell = ~15 ASIC Gates.
  - 5. Devices in the same package are pin-to-pin compatible. FBG676 and FFG676 are also pin-to-pin compatible.
  - 6. Static memory interface combined with the usage of many peripherals could require more than 54 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface.

Preliminary product information. Subject to change. Please contact your Xilinx representative for the latest information.