Additional	Alternate	Standard	s	Standard	Alternate	Additional
VDD DIGITAL POWER SUPPLY			VDD DIGITAL POWER SUPPLY			
RTC_TAMP1, RTC_TS X PC13		+ QN / OP + v	VSS GROUND			
OSC32_IN	x	PC14	+ Qω\ / Op + P	PB9	I2C1_SDA, IR_OUT TIM17_CH1, EVENTOUT	X
OSC32_OUT	x	PC15	——————————————————————————————————————	PB8	I2C1_SCL TIM16_CH1	x
OSC_IN	x	PF0		300T0 BOO	MEMORY SELECTION	
OSC_OUT	x	PF1	- Q 0 \ \ \ \	PB7	I2C1_SDA, USART1_RX TIM17_CH1N	x
NRST RESET INPUT OR INTERNAL RESET OUTPUT			+ Q) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	PB6	I2C1_SCL, USART1_TX TIM16_CH1N	X
ACD_IN10	EVENTOUT	PC0	+ Q@\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PB5	SPI1_MOSI, I2C1_SMBA TIM16_BKIN, TIM3_CH2	x
ADC_IN11	EVENTOUT	PC1	+ QQ\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PB4	SPI1_MISO, TIM3_CH1 EVENTOUT	x
ADC_IN12	EVENTOUT	PC2	+ Q \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	PB3	SPI1_SCK EVENTOUT	х
ADC_IN13	EVENTOUT	PC3		PD2	TIM3_ETR	х
	VSSA ANALO	OG GROUND	+ Q	PC12	X	х
	VDDA ANALOG POW	/ER SUPPLY		PC11	x	х
DC_IN0, RTC_TAMP2 WKUP1	USART2_CTS	PA0		PC10	x	х
ADC_IN1	USART2_RTS EVENTOUT	PA1	The second secon	PA15	SPI1_NSS, USART2_RX EVENTOUT	х
ADC_IN2	USART2_TX TIM15_CH1	PA2		PA14	USART2_TX SWCLK	х
ADC_IN3	USART2_RX TIM15_CH2	PA3		PF7	I2C2_SDA	х
x	EVENTOUT	PF4	+ OF THE P	PF6	I2C2_SCL	x
х	EVENTOUT	PF5		PA13	IR_OUT SWDIO	х
ADC_IN4	SPI1_NSS, USART2_CK TIM14_CH1	PA4	+ 0 P	PA12	USART1_RTS, TIM1_ETR EVENTOUT	х
ADC_IN5	SPI1_SCK	PA5	+ 0 P	PA11	USART1_CTS, TIM1_CH4 EVENTOUT	х
ADC_IN6SPI1	_MISO, TIM3_CH1, TIM1_BKIN TIM16_CH1, EVENTOUT	PA6	+ 0 / /	PA10	USART1_RX, TIM1_CH3 TIM17_BKIN	х
ADC_INTM1 C	_MOSI, TIM3_CH2, TIM14_CH1 CH1N, TIM17_CH1, EVENTOUT	PA7	+ O(1) / O(1) / O(1)	PA9	USART1_TX, TIM1_CH2 TIM15_BKIN	х
ADC_IN14	EVENTOUT	PC4	P	PA8	USART1_CK, TIM1_CH1 EVENTOUT, MCO	х
ADC_IN15	Х	PC5	P	PC9	TIM3_CH4	х
ADC_IN8	TIM3_CH3, TIM1_CH2N EVENTOUT	PB0	- ON P	PC8	TIM3_CH3	х
ADC_IN9	TIM3_CH4, TIM14_CH1 TIM1_CH3N	PB1		PC7	TIM3_CH2	х
х	×	PB2	P	PC6	TIM3_CH1	х
Х	SPI2_SCK, I2C1_SCL I2C2_SCL	PB10	P O P	PB15	SPI2_MOSI, TIM1_CH3N TIM15_CH1N, TIM15_CH2	RTC_REFIN
Х	I2C1_SDA, I2C2_SDA EVENTOUT	PB11	$+ \otimes \omega$	PB14	SPI2_MISO TIM1_CH2N, TIM15_CH1	х
VSS GROUND			PB13	SPI2_SCK, I2C2_SDA TIM1_CH1N	x	
VDD DIGITAL POWER SUPPLY				PB12	SPI2_NSS, TIM1_BKIN EVENTOUT	x
			31/32 33 34			