Bryan Melanson

How to Not Fail Computer Architecture

While never going to class

Contents

1	Intro	Introduction									
	1.1	RISC	1								
	1.2	Dennard Scaling	1								
	1.3	Multiple Processors	2								
	1.4	Classes of Parallelism	2								
	1.5	Application Parallelism	2								
	1.6	Flynn's Taxonomy	2								
	1.7	Warehouse Scale Computers	3								
	1.8	Instruction Set Architecture	3								
	1.9	RISC-V Instruction Formats	3								
	1.10	Latency and Bandwidth	3								
	1.11	Dynamic State Energy and Power	3								
	1.12	Die Yield	3								
		Wafer Yield	4								
	1.14	Dependability	4								
		Performance	4								
		1.15.1 Execution Time	5								
		1.15.2 Processor Performance Equation	5								
2	Inct	ruction Set Architecture	5								

1 Introduction

1.1 RISC

RISC (Reduced Instruction Set Computer) is an architecture which allowed for the exploitation of instruction level parallelism and the use of caches. This increased performance couldn't be matched by other architectures, and Intel 80x86 was forced to translate its instructions into RISC-like form internally to adopt RISC innovations. In low-end applications, this has lead to RISC architecture like ARM becoming dominant.

1.2 Dennard Scaling

Power density was a constant for a given area of silicon, even as the number of transistors increased, due to their smalll dimension. This held up until a certain level in 2004, when the current and voltage levels could no longer ensure the dependability of integrated circuits.

1.3 Multiple Processors

The end of Dennard Scaling meant that improve performance more processors would be implemented, since single core chips would be inefficient with the increasing number of transistors. This meant that designs would no longer rely on **Instruction Level Parallelism**.

1.4 Classes of Parallelism

- Data Level Parallelism data items operated on at the same time
- Task Level Parallelism tasks performed independently in parallel

1.5 Application Parallelism

- Instruction Level Parallelism exploits data-level using pipelining and speculative execution
- **Vector Architectures** exploits data-level parallelism using single instructions on a collection of data in parallel
- Thread Level Parallelism data or task-level parallelism allowing for interaction between parallel threads
- Request Level Parallelism parallelism between decoupled tasks

1.6 Flynn's Taxonomy

- **Single Instruction Stream, Single Data Stream** a single processor operates on sequential computation but can exploit ILP
- **Single Instruction Stream, Single Data Stream** the same instruction executed by multiple processors, uses data level parallelism
- Multiple Instruction Streams, Single Data Stream no implementation to date
- Multiple Instruction Streams, Multiple Data Stream processesors have their own instructions and own data operated on, using task level parallelism. Used in warehouse level computing, exploiting request level parallelism where many independent tasks can proceed in parallel

1.7 Warehouse Scale Computers

Warehouse Scale Computers **WSC**s are collections of servers or **clusters** which Software as a Service (SaaS) uses as a single larger computer, capable of considerable processing power. Price-performance and power are critical.

1.8 Instruction Set Architecture

The old view of computer architecture focused on **Instruction Set Architecture** (ISA) design involves decisions regarding registers, memory addressing, addressing modes, instruction operands, available operations, control instructions and instruction encoding.

Computer architecture now involves specific requirements of the target machine, designs meant to maximize performance within constraints, ISA, microarchitecture, and requires consideration of how compilers work.

1.9 RISC-V Instruction Formats

31 25	24 20	19 1	15 14 12	11	7 6	0				
funct7	rs2	rs1	funct3	rd	opcode	R-type				
imm [11:	0]	rs1	funct3	rd	opcode	I-type				
imm [11:5]	rs2	rs1	funct3	imm [4:0]	opcode	S-type				
						_				
imm [12] imm [10:	rs1	funct3	imm [4:1 11]	opcode	B-type					
	imm [31:12]	rd	opcode	U-type						
imm [2	20 10:1 11 19:	rd	opcode	J-type						

1.10 Latency and Bandwidth

1.11 Dynamic State Energy and Power

1.12 Die Yield

$$\label{eq:Die Yield} \mbox{Die Yield} = (1 + (\frac{\mbox{Defects/Area} \cdot \mbox{Area of Die}}{N}))^{-N} \mbox{ } \mbox{ }$$

Die Yield is a value which defines how likely it is that a die will be non-defective during the fabrication process. This value is a probability < 1, and the probability that a die will be defective is 1–Die Yield. When converting between units of area (mm², cm²), be sure to repeat conversion between units twice.

$$1 \text{ mm}^2 = \frac{1}{10 \text{cm}} \cdot \frac{1}{10 \text{cm}} = \frac{1}{100} \text{ cm}^2$$

1.13 Wafer Yield

Wafer Yield is a value which describes how many dies (chips) can be created from a single wafer. This calculation is done using the size of a chip, and the diameter of each wafer. It takes into effect the square or rectangle shape of a chip and losses due to rounded sides of a wafer.

Dies per wafer =
$$\frac{\pi \cdot (\text{Wafer Diameter}/2)^2}{\text{Die area}} - \frac{\pi \cdot \text{Wafer diameter}}{\sqrt{2 \cdot \text{Die area}}}$$
 (2)

These values can be used to calculate the cost of each die:

Cost of die =
$$\frac{\text{Cost of wafer}}{\text{Dies per wafer} \cdot \text{Die yield}}$$

1.14 Dependability

- **Mean Time to Failure (MTTF)** How long is continuous service delivered, the reciprocal is the rate of failure. One failure for every length of time.
- Mean Time to Repair (MTTR) How long is service interruption
- Availability = MTTF / (MTTF + MTTR) Service is continuous for x amount of time for every y length, MTTF + MTTR.

1.15 Performance

Performance metrics can differ between computers and their purposes - WSCs will want to increase bandwidth, and mobile devices will want to increase the speed with which commands are executed.

$$\frac{\text{Execution time}_Y}{\text{Execution time}_X} = n = \frac{\text{Performance}_X}{\text{Performance}_Y}$$

1.15.1 Execution Time

Amdahl's Law states that the performance improvement to be gained from using some fasted mode of execution is limited by the fraction of time the faster mode can be used.

$$Speedup = \frac{Performance\ for\ entire\ task\ using\ enhancement\ when\ possible}{Performance\ for\ entire\ task\ without\ using\ the\ enhancement}$$

The speedup depends on two factors:

- 1. The fraction of computation time in the original computer that can be converted to take advantage of the enhancement Fraction_{enhanced}
- 2. How much faster the task would run if the entire program were enhanced Speedup $_{\rm enhanced}$

Exec Time_{new} = Exec Time_{old}
$$\cdot$$
 ((1 - Fraction_{enhanced}) + $\frac{Fraction_{enhanced}}{Speedup_{enhanced}}$)

The above equation cancels in several points to be equal to

 $Execution \ Time_{old} \cdot Old \ Code + Execution \ Time_{new} \cdot New \ Code$

$$Speedup_{new} = \frac{Execution Time_{old}}{Execution Time_{new}}$$

$$Speedup_{new} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

1.15.2 Processor Performance Equation

CPU Time = CPU Clock Cycles for a Program · Clock Cycle Time

Clock cycles can also be defined as **Instruction Count** · **Clock Cycle Time**CPU Time = Instruction Count · Cycles per Instruction · Clock Cycle Time

2 Instruction Set Architecture