N-channel 500V - 0.34Ω - 14A TO-220/FP/D<sup>2</sup>PAK/I<sup>2</sup>PAK/TO-247 Zener-protected SuperMESH<sup>TM</sup> Power MOSFET

### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	Pw
STP14NK50Z	500V	<0.38Ω	14A	150W
STP14NK50ZFP	500V	<0.38Ω	14A	35W
STB14NK50Z	500V	<0.38Ω	14A	150W
STB14NK50Z-1	500V	<0.38Ω	14A	150W
STW14NK50Z	500V	<0.38Ω	14A	150W


- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

## **Description**


The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

## **Applications**

Switching application



## Internal schematic diagram



### **Order codes**

Part number	Marking	Package	Packaging
STP14NK50Z	P14NK50Z	TO-220	Tube
STP14NK50ZFP	P14NK50ZFP	TO-220FP	Tube
STB14NK50ZT4	B14NK50Z	D <sup>2</sup> PAK	Tape & reel
STB14NK50Z-1	B14NK50Z	I <sup>2</sup> PAK	Tube
STW14NK50Z	W14NK50Z	TO-247	Tube

July 2006 Rev 3 1/19

# **Contents**

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuit	0
4	Package mechanical data 1	1
5	Packaging mechanical data1	7
6	Revision history 1	8

# 1 Electrical ratings

Table 1. Absolute maximum ratings

		Value				
Symbol	Parameter	TO-220 I <sup>2</sup> PAK/D <sup>2</sup> PAK	TO-220FP	TO-247	Unit	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)		500		V	
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS} = 20$ KΩ)		500		V	
V <sub>GS</sub>	Gate-source voltage	± 30				
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25°C	14	14 <sup>(1)</sup>	14	Α	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100°C	7.6	7.6 <sup>(1)</sup>	7.6	Α	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	48	48 <sup>(1)</sup>	48	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25°C	150	35	150	W	
	Derating factor	1.20	0.28	1.20	W/°C	
Vesd(G-S)	G-S ESD (HBM C=100pF, R=1.5kΩ)		4000		KV	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5				
V <sub>ISO</sub>	Insulation withstand voltage (DC)		2500		V	
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-5	55 to 150		°C	

<sup>1.</sup> Limited only by maximum temperature allowed

Table 2. Thermal data

			Value			
Symbol	Parameter	TO-220 I <sup>2</sup> PAK	D <sup>2</sup> PAK	TO-220FP	TO-247	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case Max	0.83		3.6	0.83	°C/ W
Rthj-pcb	Thermal resistance junction-pcb Max (1)		60			°C/
R <sub>thj-a</sub>	Thermal resistance junction-ambient Max	62.5			50	°C/ W
T <sub>I</sub>	Maximum lead temperature for soldering purpose		;	300		ů

<sup>1.</sup> When mounted on minimum footprint

<sup>2.</sup> Pulse width limited by safe operating area

<sup>3.</sup>  $I_{SD} \preceq 3A$ , di/dt  $\not\simeq 00A/\mu s$ ,  $V_{DD} \preceq V_{(BR)DSS}$ ,  $T_j \preceq T_{JMAX}$ 

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	12	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25°C, Id=lar, Vdd=50V)	400	mJ

Table 4. Gate-source zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-source breakdown voltage	Igs=±1mA (Open Drain)	30			V

## 1.1 Protection features og gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1mA, V <sub>GS</sub> = 0	500			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max rating, $V_{DS}$ = Max rating, $T_{C}$ =125°C			1 50	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20V			±10	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6A		0.34	0.38	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} = 8V$ , $I_D = 6A$		12		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1 MHz, V <sub>GS</sub> =0		2000 238 55		pF pF pF
Coss eq <sup>(2)</sup> .	Equivalent output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =0V to 400V		150		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =400V, $I_{D}$ = 12A $V_{GS}$ =10V		69 12 31	92	nC nC nC

<sup>1.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time Rise time	$V_{DD}$ =250 V, $I_{D}$ =6A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =10V (see Figure 19)		24 16		ns ns

<sup>2.</sup>  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  inceases from 0 to 80%  $V_{DSS}$ 

Table 7. Switching times

t <sub>d(off)</sub>	Turn-off delay time Fall time	$V_{DD}$ =250V, $I_{D}$ =6A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =10V (see Figure 19)	54 12	ns ns
t <sub>r(Voff)</sub>	Off-voltage rise time	V <sub>DD</sub> =400 V, I <sub>D</sub> =12A,	9.5	ns
t <sub>f</sub>	Fall time	$R_G=4.7\Omega$ , $V_{GS}=10V$	9	ns
t <sub>c</sub>	Cross-over time	(see Figure 21)	20	ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				48	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> =12A, V <sub>GS</sub> =0			1.6	٧
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}$ =12A, di/dt = 100A/ $\mu$ s, $V_{DD}$ =35V, Tj=150°C (see Figure 21)		470 3.1 13.2		ns μC Α

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Safe operating area for TO-220FP

Figure 4. Thermal impedance for TO-220FP




Figure 5. Safe operating area for TO-247

Figure 6. Thermal impedance for TO-247




Figure 7. Output characterisics

Figure 8. Transfer characteristics




Figure 9. Transconductance

Figure 10. Static drain-source on resistance




Figure 11. Gate charge vs gate-source voltage Figure 12. Capacitance variations





Figure 13. Normalized gate threshold voltage vs temperature

Figure 14. Normalized on resistance vs temperature







Figure 15. Source-drain diode forward characteristics

Figure 16. Normalized  $\mathbf{B}_{\text{VDSS}}$  vs temperature








Figure 17. Normalized  $\mathrm{BV}_{\mathrm{gso}}$  vs temperature

Figure 18. Maximum avalanche energy vs temperature





## 3 Test circuit

Figure 19. Switching times test circuit for resistive load

Figure 20. Gate charge test circuit




Figure 21. Test circuit for inductive load switching and diode recovery times

Figure 22. Unclamped Inductive load test circuit





Figure 23. Unclamped inductive waveform

Figure 24. Switching time waveform




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com


### **TO-220 MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øΡ	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116




#### **TO-220FP MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	.0385		0.417
L5	2.9		3.6	0.114		0.141
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126




## D<sup>2</sup>PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
В	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
С	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
М	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	O <sub>5</sub>		4º			




## TO-262 (I<sup>2</sup>PAK) MECHANICAL DATA

DIM	mm.			inch		
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
A1	2.40		2.72	0.094		0.107
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.49		0.70	0.019		0.027
c2	1.23		1.32	0.048		0.052
D	8.95		9.35	0.352		0.368
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
Е	10		10.40	0.393		0.410
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L2	1.27	•	1.40	0.050		0.055




### **TO-247 MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.85		5.15	0.19		0.20
A1	2.20		2.60	0.086		0.102
b	1.0		1.40	0.039		0.055
b1	2.0		2.40	0.079		0.094
b2	3.0		3.40	0.118		0.134
С	0.40		0.80	0.015		0.03
D	19.85		20.15	0.781		0.793
Е	15.45		15.75	0.608		0.620
е		5.45			0.214	
L	14.20		14.80	0.560		0.582
L1	3.70		4.30	0.14		0.17
L2		18.50			0.728	
øΡ	3.55		3.65	0.140		0.143
øR	4.50		5.50	0.177		0.216
S		5.50			0.216	




#### Packaging mechanical data 5

## D<sup>2</sup>PAK FOOTPRINT



#### **TAPE AND REEL SHIPMENT**



# 6 Revision history

Table 9. Revision history

Date	Revision	Changes
21-Jun-2004	2	Complete version with curves
26-Jul-2006	3	New template, no content change

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com