

N-Channel Logic Level Enhancement P45N03LTG **Mode Field Effect Transistor**

Lead Free

PRODUCT SUMMARY

$V_{(BR)DSS}$	R _{DS(ON)}	I _D		
25	20m	45A		





ABSOLUTE MAXIMUM RATINGS (Tc = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST (SYMBOL	LIMITS	UNITS	
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	T _C = 25 °C	,	45	
	T _C = 100 °C	I _D	28	A
Pulsed Drain Current ¹	I _{DM}	140	A	
Avalanche Current		I _{AR}	20	
Avalanche Energy	L = 0.1mH	E _{AS}	140	I
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	5.6	
Power Dissipation	T _C = 25 °C	Б	65	W
	T _C = 100 °C	$ P_D$ $-$	33	VV
Operating Junction & Storage Temp	T_{j},T_{stg}	-55 to 150	°C	
Lead Temperature (1/16" from case f	T _L	275		

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{ hetaJC}$		3	
Junction-to-Ambient	$R_{ hetaJA}$		70	°C / W
Case-to-Heatsink	$R_{ heta CS}$	0.7		

¹Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS (T_C = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS MIN TYP M		UNIT		
STATIC								
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250 \mu A$	25			V		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.8	1.2	2.5	V		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			±250	nA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 20V$, $V_{GS} = 0V$			25	^		
Zero Gate Voltage Dialii Current		$V_{DS} = 20V, V_{GS} = 0V, T_{J} = 125 ^{\circ}\text{C}$			250	μА		

 $^{^{2}}$ Duty cycle $\leq 1\%$

NIKO-SEM

N-Channel Logic Level Enhancement Mode Field Effect Transistor

P45N03LTG TO-220 Lead Free

On-State Drain Current ¹	I _{D(ON)}	$V_{DS} = 10V, V_{GS} = 10V$	45			Α			
Drain-Source On-State	D	$V_{GS} = 7V, I_D = 18A$		20	30				
Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 10V, I_{D} = 20A$		15	28	m			
Forward Transconductance ¹	g fs	$V_{DS} = 15V, I_{D} = 30A$		16		S			
DYNAMIC									
Input Capacitance	C_{iss}			600					
Output Capacitance	C _{oss}	$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$		290		pF			
Reverse Transfer Capacitance	C _{rss}			100					
Total Gate Charge ²	Q_g			25					
Gate-Source Charge ²	Q_{gs}	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = 10V,$		2.9		nC			
Gate-Drain Charge ²	Q_{gd}	$I_D = 20A$		7.0					
Turn-On Delay Time ²	t _{d(on)}			7.0					
Rise Time ²	t _r	$V_{DS} = 15V, R_L = 1$ $I_D \cong 30A, V_{GS} = 10V, R_{GS} = 2.5$		7.0		nS			
Turn-Off Delay Time ²	t _{d(off)}			24					
Fall Time ²	t _f			6.0					
SOURCE-DRAIN DIODE RATINGS	AND CHAR	ACTERISTICS (T _C = 25 °C)							
Continuous Current	Is				45	۸			
Pulsed Current ³	I _{SM}				150	Α			
Forward Voltage ¹	V_{SD}	$I_F = I_S$, $V_{GS} = 0V$			1.3	V			
Reverse Recovery Time	t _{rr}			37		nS			
Peak Reverse Recovery Current	I _{RM(REC)}	$I_F = I_S$, $dI_F/dt = 100A / \mu S$		200		Α			
Reverse Recovery Charge	Q _{rr}			0.043		μС			

¹Pulse test : Pulse Width ≤ 300 μ sec, Duty Cycle ≤ 2%.

REMARK: THE PRODUCT MARKED WITH "P45N03LTG", DATE CODE or LOT #

Orders for parts with Lead-Free plating can be placed using the PXXXXXXG parts name.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

N-Channel Logic Level Enhancement Mode Field Effect Transistor

P45N03LTG TO-220 Lead Free

TO-220 (3-Lead) MECHANICAL DATA

Dimension	mm			Diagonalisa	mm			
	Min.	Тур.	Max.	Dimension	Min.	Тур.	Max.	
А	9.78	10.16	10.54	Н	2.4	2.54	2.68	
В	2.61	2.74	2.87	I	1.19	1.27	1.35	
С		20		J	4.4	4.6	4.8	
D	28.5	28.9	29.3	К	1.14	1.27	1.4	
Е	14.6	15.0	15.4	L	2.3	2.6	2.9	
F	8.4	8.8	9.2	М	0.26	0.46	0.66	
G	0.72	0.8	0.88	N		7°		

