

## PLL FOR DIGITAL TUNING SYSTEM(DTS)


### DESCRIPTION

The SC72131 is phase-locked loop (PLL) LSI for digital tuning systems (DTS).

The LSI is use to configure high-performance digital tuning systems,such as radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

### FEATURES

- \* Built-in prescalers. Operate at input frequency ranging from 10~160MHz during FMIN input and at 0.5~40MHz during AMIN input.
- \* 12 possible reference frequencies (with 4.5 or 7.2 MHz crystal) 1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz
- \* Built-in 20bit general-purpose counter for such as measuring intermediate frequency (IF), IF input frequency ranging from 0.4M~12MHz.
- \* Has an unlock detector circuit, an dead zone control circuit and an deadlock clear circuit
- \* Built-in MOS transistor for forming an active low-pass filter
- \* 4 N-channel open-drain output ports (OFF withstanding Voltage: 13V) and 2 input or output ports.
- \* Serial data I/O
  - All functions controlled through 4 serial bus lines
- \* Operating ranges
  - Supply voltage.....5.0± 0.5 V
  - Operating temperature.....-40 to +85° C
- \* Packages
  - SDIP-22-300-1.78
  - SOP-20-300-1.27




### ORDERING INFORMATION

Part No.	Package
SC72131	SDIP-22-300-1.778
SC72131S	SOP-20-300-1.27

### APPLICATIONS

- \* Digital Tuning Systems

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Tamb=25°C, VSS=0V)

Characteristics	Symbol	Ratings	Unit
Supply Voltage	VDDmax	-0.3 to 7.0	V
Allowable Power Dissipation	Pdmax	350	mW
N-ch Open-Drain OFF Withstanding Voltage	VOFF	13	V
Operating Temperature	Topr	-40 to +85	°C

## ELECTRICAL CHARACTERISTICS (Tamb=-40 to 85°C, VSS=0V)


Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Built-in Feedback Resistance	Rf1			1.0		MΩ
	Rf2			500		kΩ
	Rf3			500		kΩ
	Rf4			250		kΩ
Built-in Pull-down Resistor	Rpd1			200		kΩ
	Rpd2			200		kΩ
Hysteresis	VHIS			0.1VDD		V
Output High Level Voltage	VOH1	Io=-1mA	VDD-1.0			V

(To be continued)

(Continued)

Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Low Level Voltage	VOL1	Io=1mA			1.0	V
	VOL2	Io=0.5mA			0.5	V
		Io=1mA			1.0	V
	VOL3	Io=1mA			0.2	V
		Io=5mA			1.0	V
	VOL4	Io=1mA			0.2	V
		Io=5mA			1.0	V
		Io=8mA			1.6	V
	VOL5	Io=1mA, AIN=1.3V			0.5	V
Input High Level Current	I <sub>IH1</sub>	V <sub>I</sub> =6.5V			5.0	μA
	I <sub>IH2</sub>	V <sub>I</sub> =13V			5.0	μA
	I <sub>IH3</sub>	V <sub>I</sub> =V <sub>DD</sub>	2.0		11	μA
	I <sub>IH4</sub>	V <sub>I</sub> =V <sub>DD</sub>	4.0		22	μA
	I <sub>IH5</sub>	V <sub>I</sub> =V <sub>DD</sub>	8.0		44	μA
	I <sub>IH6</sub>	V <sub>I</sub> =6.5V			200	nA
Input Low Level Current	I <sub>IL1</sub>	V <sub>I</sub> =0			5.0	μA
	I <sub>IL2</sub>	V <sub>I</sub> =0			5.0	μA
Input Low Level Current	I <sub>IL3</sub>	V <sub>I</sub> =0	2.0		11	μA
	I <sub>IL4</sub>	V <sub>I</sub> =0	4.0		22	μA
	I <sub>IL5</sub>	V <sub>I</sub> =0	8.0		44	μA
	I <sub>IL6</sub>	V <sub>I</sub> =0			200	μA
Output Off Leakage Current	I <sub>OFF1</sub>	V <sub>O</sub> =13			5.0	μA
	I <sub>OFF2</sub>	V <sub>O</sub> =6.5V			5.0	μA
High Level Three-state Off Leakage Current	I <sub>OFFH</sub>	V <sub>O</sub> =V <sub>DD</sub>		0.01	200	nA
Low Level Three-state Off Leakage Current	I <sub>OFFL</sub>	V <sub>O</sub> =0V		0.01	200	nA
Input Capacitance	C <sub>IN</sub>			6		pF
Current Drain	I <sub>DD1</sub>	X <sub>tal</sub> =7.2MHz, f <sub>IN2</sub> =130MHz, V <sub>IN2</sub> =40mV <sub>rms</sub>		5	10	mA
	I <sub>DD2</sub>	PLL block stopped (PLL INHIBIT), X <sub>tal</sub> oscillator operating (X <sub>tal</sub> =7.2MHz)		0.5		mA
	I <sub>DD3</sub>	PLL block stopped, X <sub>tal</sub> oscillator stopped			10	μA

PIN CONFIGURATION (SDIP22, SOP20)



PIN DESCRIPTION

Pin NO.		Pin Name	Description
SDIP-22	SOP-20		
1	1	OSCIN	Connects 4.5M or 7.2M crystal oscillator to supply reference frequency and internal clock.
22	20	OSCOUT	
2		NC	--
3	2	PERIOD	Serial I/O ports, These pins transfer data to and from the controller to set divisors and dividing modes, and to control the general-purpose counter and general-purpose I/O ports.
4	3	DIN	
5	4	CLOCK	
6	5	DOUT	
7	6	$\overline{OT1}$	<ul style="list-style-type: none"> <li>• N channel open drain port pins.</li> <li>• The output states are determined by <math>\overline{OT1}</math> to <math>\overline{OT4}</math> bits in the serial data.</li> <li>• If the serial data TBC bit is set to 1, a time base signal (8Hz) can be output from the <math>\overline{OT1}</math> pin.</li> <li>• These pins are set to the OFF state when power is turn on.</li> </ul>
8	7	$\overline{OT2}$	
9	8	$\overline{OT3}$	
10	9	$\overline{OT4}$	
11	10	$\overline{IO1}$	<ul style="list-style-type: none"> <li>• CMOS structure allows free use of these ports for input or output.</li> <li>• Ports are set for input when the power is turned on.</li> </ul>
13	12	$\overline{IO2}$	
12	11	IFIN	<ul style="list-style-type: none"> <li>• Input pin for measure general-purpose counter frequencies. The frequency measurement function has such uses as measuring intermediate frequencies (IF)</li> <li>• These pin feature built-in amps, Data are input by capacitor coupling.</li> </ul>

(To be continued)

(Continued)

Pin NO.		Pin Name	Description
SDIP-22	SOP-20		
14		NC	--
15	13	AMIN	<ul style="list-style-type: none"> <li>These pins input AM and FM band local oscillator signals by capacitor coupling.</li> <li>These pins feature built-in amps.</li> </ul>
16	14	FMIN	
17	15	VDD	• power supply pin (Applies 5.0V ± 10%)
18	16	DO	• This pin is for phase comparator tristate output.
19	17	LFIN	• These pins for low-pass filter input pin and output pin.
20	18	LFOUT	
21	19	GND	• The SC72131 ground.

## FUNCTION DESCRIPTION

### Serial Data I/O Methods

The SC72131 inputs and outputs data using the 4 serial bus lines, the serial data I/O methods are selected by an 8bit address

### Register assignments

Address = 82H(IN)

P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	MODE	FM	CTE	OSC	R0	R1	R2	R3
----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	------	----	-----	-----	----	----	----	----

Address = 92H(IN)


IO C1	IO C2	IO1	IO2	OT1	OT2	OT3	OT4	*	DO C0	DO C1	DO C2	UL 0	UL 1	DZ 0	DZ 1	G0	G1	TO	D O C	IF S	T0	T1	T2
----------	----------	-----	-----	-----	-----	-----	-----	---	----------	----------	----------	---------	---------	---------	---------	----	----	----	-------------	---------	----	----	----

Address = A2H (OUT)

I1	I2	*	UL	IF1 9	IF1 8	IF1 7	IF1 6	IF1 5	IF1 4	IF1 3	IF1 2	IF1 1	IF1 0	IF9	IF8	IF7	IF6	IF5	IF4	IF3	IF2	IF1	IF0
----	----	---	----	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

### Programmable divider structure

Swallow counter and programmable counter circuit configuration




FM	MODE	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
1	*	FMIN	272 to 65535	Twice the set value	10 to 160
0	1	AMIN	272 to 65535	The set value	2 to 40
0	0	AMIN	4 to 4095	The set value	0.5 to 10

Note: \* Don't care.


### 1. IF Counter Structure

The SC72131 IF counter section consists of input amp, a gate time control circuit and a 20bit binary counter. The result, i.e., the counter's msb, can be read serially from the Dout pin.



G1	G0	Gate time (GT) (ms)	Wait time (ms)
0	0	4	3 ~ 4
0	1	8	3 ~ 4
1	0	32	7 ~ 8
1	1	64	7 ~ 8

### 2. IF Counter Operation



- Note:
1. IFIN input have built-in amp. Data are input by capacitor coupling.
  2. Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0.
  3. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the SC72131 when the CE pin is dropped from high to low.
  4. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest.
  5. The value of the IF counter at the end of the Gate-Time must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.
  6. When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output


and execute an IF count operation. Auto search techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

### 3. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply VDD and GND pins for noise exclusion. This capacitor must be placed as close as possible to the VDD and GND pins.


### PIN STATES AFTER THE POWER ON RESET

After power-on reset, the pins ( $\overline{\text{DOUT}}$   $\overline{\text{OT1}}$   $\overline{\text{OT2}}$   $\overline{\text{OT3}}$   $\overline{\text{OT4}}$ ) are set to OPEN state and the pins ( $\overline{\text{IO1}}$ ,  $\overline{\text{IO2}}$ ) set to INPUT state.



Note: this circuit according to SDIP-22 package, and the circuit of SOP-20 removed two NC pins, and others are the same as the above circuit.

TYPICAL APPLICATION CIRCUIT




Note: this circuit according to SDIP-22 package, and the circuit of SOP-20 removed two NC pins, and others are the same as the above circuit.



PACKAGE OUTLINE


SDIP-22-300-1.778

UNIT: mm



SOP-20-300-1.27

UNIT: mm





#### HANDLING MOS DEVICES:

Electrostatic charges can exist in many things. All of our MOS devices are internally protected against electrostatic discharge but they can be damaged if the following precautions are not taken:

- Persons at a work bench should be earthed via a wrist strap.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed for dispatch in antistatic/conductive containers.