


UNIT-II

⇒ Combinational circuits :- Digital Logic circuits

- Logic circuits for digital systems may be combinational (or) sequential.
- In combinational circuits, the output variables at any instant of time are dependent only on the present input variables.
- A combinational circuit consists of input variables, logic gates and output variables.
- Logic gates accept signals from the input and generate signals to the outputs.



⇒ Design procedure of combinational circuit :-

The design of combinational circuits starts from the specification of the problem that can be implemented in a logic circuit diagram or a set of Boolean function.

- ① From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each.
- ② Decide the truth table that defines the required relationship between inputs and outputs.
- ③ Obtain the boolean functions and draw the logic diagram.

⇒ Integrated NAND-NOR Gates :-

NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND gate to the input of a NOT gate, this combination will work as NOT-AND (or) NAND gate. Its output is 1 when any or all inputs are 0, otherwise output is 0.





fig IC 7400

Truth Table

$$Y = \overline{A \cdot B}$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR gate is actually a series of OR gate with NOT gate. If we connect the output of an OR gate to the input of a NOT gate, this combination will work as NOT-OR or NOR gate. Its output is 0 when any (or) all inputs are 1, otherwise output is 1.




Truth Table

$$Y = \overline{A+B}$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

⇒ Multifunction gates :- the gates which are doing multi-function, those type of gates are called multifunction gates. Many functions will perform by these gates.



⇒ Design Specification plan :- the idea is to design a multifunction gate that will have sets of inputs, and one output F. The function F will be instructed to perform four different logic operations. A and B are the data inputs. X and Y are control what the gate will do. X and Y are the operation selection lines.

⇒ Design methodology :- A and B tell the gate what operation to perform. If A and B both are 0, the gate will act as an AND gate.

The gate will operate as OR. If $A = 1$ and $B = 1$, the gate operates as NAND.

| A | B | XY | XY | AND | NAND | XY | OR | NOR |
|---|---|------|----|-----|------|----|----|-----|
| 0 | 0 | AND | 00 | 0 | 1 | 00 | 0 | 1 |
| 0 | 1 | OR | 01 | 0 | 1 | 01 | 1 | 0 |
| 1 | 0 | NOR | 10 | 0 | 1 | 10 | 1 | 0 |
| 1 | 1 | NAND | 11 | 1 | 0 | 11 | 1 | 0 |

X and Y depend upon what A and B are doing. The truth tables for AND, NAND, OR and NOR can be seen for ^{above} figures. The three above figures can be condensed into a lengthy truth table as shown below figure.

Truth Table of multi-function gate

| Ag | xy | Z | Gates |
|----|----|---|-----------|
| 00 | 00 | 0 | A 20 gate |
| 00 | 01 | 0 | |
| 00 | 10 | 0 | |
| 00 | 11 | 1 | |
| 01 | 00 | 0 | B R gate |
| 01 | 01 | 1 | |
| 01 | 10 | 1 | |
| 01 | 11 | 1 | |
| 10 | 00 | 1 | 20 R gate |
| 10 | 01 | 0 | |
| 10 | 10 | 0 | |
| 10 | 11 | 0 | |
| 11 | 00 | 1 | 2+20 gate |
| 11 | 01 | 1 | |
| 11 | 10 | 1 | |
| 11 | 11 | 0 | |

It can easily be seen how the truth table can get rather complicated. Karnaugh (K-map) map would be a more convenient way to represent the multi-function gate.

| xy | AB | $\bar{A}\bar{B}$ | $\bar{A}B$ | $A\bar{B}$ |
|---------------------|----|------------------|------------|------------|
| $\bar{x}\bar{y}$ 00 | | | 1 | 1 |
| $\bar{x}y$ 01 | | 1 | 1 | |
| $x\bar{y}$ 10 | 1 | 1 | | |
| xy 11 | | 1 | 1 | |


$$SOP(2, 3, 5, 7, 9, 11, 12, 13)$$

By using the ones on the table, the function can be written as a sum of products (SOP).

To do this you need $ABxy$ to multiply out to cancel 1. Therefore, the unsimplified circuit for $f(x)$.


$$F = A\bar{x}\bar{y} + A\bar{x}y + \bar{A}x\bar{y} + Bx\bar{y}$$

⇒ Schematic diagram :-



⇒ Half-Adder :- A half-adder is a combinational circuit with two binary inputs and two binary outputs (Sum and Carry). It adds the two inputs (A & B) and produces the Sum (S) and Carry (C) as a output later.

⇒ Block diagram :-



⇒ Truth table :-

| Inputs | | Outputs | |
|--------|---|---------|---|
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

K-map for (S) K-map for (C)

| A \ B | 0 | 1 |
|-------|---|---|
| 0 | 0 | 1 |
| 1 | 1 | 0 |

| A \ B | 0 | 1 |
|-------|---|---|
| 0 | 0 | 0 |
| 1 | 0 | 1 |



$$S = \bar{A}B + A\bar{B}$$

$$C = AB$$

$$S = A \oplus B$$

(or)

⇒ Logic diagram :-



⇒ Full Adder :- A full adder is a combinational circuit that adds two bits and a carry and outputs a sum bit and carry bit.

→ The full adder adds the bits A and B and the carry from the previous column called the 'carry in' (C_{in}) and outputs the sum bit 'S' and carry bit called (C_{out}).



Block diagram

⇒ Truth Table :-

| Inputs | | | Outputs | |
|--------|---|----------|---------|-----------|
| A | B | C_{in} | S | C_{out} |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

K-map for S

| A \ C_{in} | 0 | 1 |
|--------------|---|---|
| 0 | 0 | 1 |
| 1 | 1 | 0 |


$$\begin{aligned}
 S &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + AB C_{in} \\
 &= \bar{A}(\bar{B}C_{in}) + A(\bar{B}\bar{C}_{in}) \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

K-map for C_{out} :-

| A \ C_{in} | 0 | 1 |
|--------------|---|---|
| 0 | 0 | 1 |
| 1 | 1 | 1 |

$$C_{out} = B C_{in} + A B + A C_{in}$$


⇒ Logic diagram :- (Using two half adders)



$$\begin{aligned}
 C_{out} &= (A \oplus B) C_{in} + A B \quad \text{Carry} \\
 C &= \bar{A}BC + A\bar{B}C + ABC + AB\bar{C} \\
 &= C(\bar{A}B + A\bar{B} + AB) + AB\bar{C} \\
 &= C(A \oplus B) + AB
 \end{aligned}$$

⇒ Multi-Bit adder :- The most basic arithmetic operation is the addition of binary digits. A combinational circuit that performs the addition of more bits (multi) is called multi-bit adder.

⇒ Block Diagram :-



A circuit for adding two 4-bit binary numbers. To add multiple binary bits together, we must include a possible carry over from the lower order of magnitude, and send it as an input-carry to the next higher order of magnitude bit.

- * Addition of two bits is called half adder.
- * Addition of 3 bits is called full adder.
- * By using full adders we are adding more bits. These type of adders are called multi-bit adders.

⇒ Multiplexing :- (Multiplexing means sharing)

→ A multiplexer is a combinational circuit that selects binary information from one to many input lines and direct to a single output line.


→ The routing of the desired data inputs to the output is controlled by select inputs (or) selection lines.

→ For $2^n \times 1$ multiplexer 2^n input lines, 1 output line, 'n' selection lines.

* Multiplexer is a universal logic circuit.

* It is a parallel to serial converter.

→ As it is selecting one of the input data as a output. It is also called as 'Data selector'.



⇒ Basic 2-Input Multiplexer :-

A 2-input multiplexer has two data inputs D_0 & D_1 , one selection line S and one output Z .


Logic diagram

Block diagram



Truth Table

| S | Z |
|-----|-------|
| 0 | D_0 |
| 1 | D_1 |




$$Z = \bar{S}D_0 + SD_1$$

- when $S=0$, AND gate '1' is enabled & AND gate '2' is disabled
so $Z = D_0$.
- when $S=1$, AND gate '2' is enabled & AND gate '1' is disabled
so $Z = D_1$.


⇒ Basic 4-Input Multiplexer :-

A 4-input multiplexer has 4 data inputs D_0, D_1, D_2, D_3 and two data select inputs S_0 & S_1 . The logic levels applied to the S_0, S_1 inputs determine which AND gate is enabled, so that its data passes through the OR gate to the o/p.



Truth table

| S_1 | S_0 | Z |
|-------|-------|-------|
| 0 | 0 | D_0 |
| 0 | 1 | D_1 |
| 1 | 0 | D_2 |
| 1 | 1 | D_3 |




$$\therefore Z = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

→ 16-Input multiplexer from two 8-Input multiplexers

→ To design a 16-Input multiplexer from two 8-Input multiplexers one OR gate and one inverter is required. Now four select inputs S_3, S_2, S_1, S_0 will select one of 16 inputs to pass through to X.

→ The S_3 input determines which multiplexer is enabled. when $S_3 = 0$, the left multiplexer is enabled and S_2, S_1 and S_0 inputs determine which of its data input will appear at its output and pass through the OR gate to 'X'. when $S_3 = 1$ the right multiplexer is enabled and S_2, S_1 & S_0 inputs select one of its data inputs for passage to output X.



→ Design of a 16:1 MUX using 4:1 MUX :-

To design a 16:1 MUX using 4:1 MUX, five 4:1 MUX is needed. Four inputs are applied successively and 4 select inputs are required, select input C & D are applied to 1, & 2 are applied to 2, & 3 are applied to 3, & 4 are applied to 4. The outputs of these four multiplexers are connected as data inputs to the 5th 4:1 MUX & select lines A & B are applied to 1, & 2.





fig. Logic diagram
for 16:1 MUX using 4:1 MUX

→ Design of 32x1 MUX using two 16x1 MUX & one 2x1 MUX :-

A 32x1 MUX has 32 data inputs. So it requires five data select lines. Since a 16x1 MUX has only four data select lines, the inputs B, C, D, E are connected to the data select lines of both 16x1 MUXes and the most significant input A is connected to the single data line of 2x1 MUX.



→ Considering points while doing problems on multiplexers :-

- * To implement any boolean function should follow the procedure i.e.
- ① The function should be in standard SOP form.
- ② Based on number of variables 'n', select multiplexers having $(n-1)$ no. of selection lines.
- ③ Take any two variables as a selection lines.

Q10

$$F = \sum m(1, 2, 6, 7)$$

Truth Table

| S_0 x | S_1 y | Z | F |
|--------------|--------------|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |


$$F = Z$$

$$F = \bar{Z}$$

$$F = 0$$

$$F = 1$$

Block Diagram



Implemented truth table

| S_0 | S_1 | F |
|-------|-------|-----------|
| 0 | 0 | Z |
| 0 | 1 | \bar{Z} |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Q11

Implementation of AND gate using MUX




Truth Table

| S_0 (A) | x | $Y = AB$ |
|----------------|-----|----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$$Y = 0$$

$$Y = B$$

Block Diagram



Implementation truth table

| S_0 | Y |
|-------|-----|
| 0 | 0 |
| 1 | B |

Q. Using 4x1 MUX, Implement the Logic function $F(A, B, C)$
 $= \sum m(1, 2, 5, 6)$

Sol

| (s_0) A | (s_1) B | C | F |
|--------------|--------------|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |


$F=C$

$F=C$

$F=C$

$F=\bar{C}$

Block Diagram



Implementation table

| s_0 | s_1 | Y |
|-------|-------|-----------|
| 0 | 0 | C |
| 0 | 1 | C |
| 1 | 0 | C |
| 1 | 1 | \bar{C} |

Q.2

Implement the function $F(a, b, c) = ab + \bar{b}c$ using 4x1 Mux.
 Convert to its canonical form.

Block Diagram


Sol

$$ab(c + \bar{c}) + \bar{b}c(a + \bar{a})$$

$$abc + ab\bar{c} + a\bar{b}c + \bar{a}\bar{b}c$$

$$\begin{array}{cccc} 111 & 110 & 101 & 001 \\ 7 & 6 & 5 & 1 \end{array}$$

$$F(a, b, c) = \sum m(1, 5, 6, 7)$$




| s_0 | s_1 | Y |
|-------|-------|-----------|
| 0 | 0 | C |
| 0 | 1 | \bar{C} |
| 1 | 0 | C |
| 1 | 1 | C |

Implementation table :-


→ Demultiplexer :- (Data Distributor)

A Demultiplexer performs the reverse operation of a multiplexer. It takes a single input and distributes it over several outputs. So, Demultiplexer can be called as "data distributor". Since it transmits same data to different destinations, a demultiplexer is a 1 to N device.




→ (1x2) 1 to 2 Demultiplexer :-

The input data line goes to all of the AND gates. The select line enables only one gate at a time, and the data appearing on the input will pass through the selected gate to the associated output line.




| S | O |
|---|----------------|
| 0 | O ₀ |
| 1 | O ₁ |

Truth Table



⇒ 1 Line to 4-line Demultiplexer :-


Block Diagram



Truth Table


| S_1 | S_0 | O_3 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | D |
| 0 | 1 | 0 | 0 | D | 0 |
| 1 | 0 | 0 | D | 0 | 0 |
| 1 | 1 | D | 0 | 0 | 0 |

Logic Diagram




⇒ 1 Line to 8-line Demultiplexer :-

| S_2 | S_1 | S_0 | O_7 | O_6 | O_5 | O_4 | O_3 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 |
| 1 | 1 | 1 | D | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



→ Design and Implementation of 1X16 Demultiplexer using


1X8 Demultiplexer :-



⇒ Tenth Test: —

[illegible]


⇒ Design of 1:32 demux using two 1:16 Demux :-



⇒ Decoder :- A Decoder is a logic device that converts an N -bit binary input code into 2^N output lines such that only one output line is activated for each one of the possible combinations of inputs.

→ Each of N inputs, there are 2^N possible input combinations (or) codes. For each of these input combinations only one of 2^N output lines will be active high, all other outputs will remain inactive.


→ Some decoders are designed to produce active low output, while all the other outputs remain high.



* $N = 3 \Rightarrow 3 \times 2^3 \Rightarrow 3 \times 8$ Decoder
 * $N = 2 \Rightarrow 2 \times 2^2 \Rightarrow 2 \times 4$ Decoder


Q) Design and Implementation of 2 to 4 Decoder with active high output (or) using AND gates.

Sol



Truth Table


| E_n | A | B | D_0 | D_1 | D_2 | D_3 |
|-------|---|---|-------|-------|-------|-------|
| 0 | X | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |



Q2


Design & Implementation of 2 to 4 Decoder with active low output (or) using NAND gates.

Block Diagram



| E_n | A | B | D_0 | D_1 | D_2 | D_3 |
|-------|---|---|-------|-------|-------|-------|
| 1 | X | X | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |

⇒ Logic Diagram :-



Note ①

→ This decoder consists of '2' input lines A & B and 4 outputs D_0, D_1, D_2, D_3 .
As it uses all AND gates the outputs are Active High.

Note ②


For active Low outputs NAND gates are used.

⇒ 3X 8 Decoder :-

③


A 3 to 8 Decoder has 3 inputs and 8 outputs. It uses all AND gates, therefore the outputs are active high. For active low outputs, NAND gates are used. It can be called a 3 line to 8 line decoder because it has three input lines and eight output lines. It can also be called as a binary to Octal Decoder.

Block Diagram



| <u>Inputs</u> | | | <u>Outputs</u> | | | | | | | |
|---------------|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| A | B | C | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Truth Table




← Logic Diagram

Q1

Design & Implement 4 to 16 line Decoder from two 3 to 8 line Decoders.

Sol

Block diagram



Truth Table

| <u>Binary Inputs</u> | <u>Decimal Output</u> | | | | | | | | | | | | | | | |
|---|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| A ₃ A ₂ A ₁ A ₀ | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | D ₈ | D ₉ | D ₁₀ | D ₁₁ | D ₁₂ | D ₁₃ | D ₁₄ | D ₁₅ |
| 0 0 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 0 0 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 0 1 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 0 1 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 1 0 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 1 0 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 1 1 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 1 1 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 0 0 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 0 0 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 0 1 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 0 1 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 1 0 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 1 0 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 1 1 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 1 1 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Sequential Circuits - I

- In Sequential logic circuits, the output is a function of the present inputs as well as the past inputs and outputs.
- It consists of combinational circuits and memory elements. The past values are provided by feedback from the output back to the input.

Examples of Sequential circuits are

- * Counters
- * Sequence generators
- * Shift registers
- * Serial adders

→ Block diagram :-




fig ① :-
Sequential circuit

- Sequential circuit includes memory element to store the past data. The information stored in the memory element at any given time defines the present state of the sequential circuits.

Combinational Circuit

- ① In combinational circuits, the output variables at any instant of time are dependent only on the present i/p variables.
- ② Memory unit is not required in combinational circuits.
- ③ Combinational circuits are faster because the delay b/w the i/p and o/p is due to propagation delay of gates only.
- ④ It is easy to design.
- ⑤ The combinational logic circuits are independent of the clock.
- ⑥ The combinational logic circuit doesn't require any feedback.

⑦ Its behaviour is described by the set of output functions.

⑧ Block diagram :-



Sequential circuit

- ① In sequential circuits, the output variables at any instant of time are dependent not only on the present i/p variables, but also on the present state, i.e. on past values of the circuit.
- ② Memory unit is required to store the past value of the i/p variables in sequential circuits.
- ③ Sequential circuits are slower than combinational circuits.
- ④ It is harder to design.
- ⑤ The minimum sequential logic circuits use a clock for triggering the flip-flop operation.
- ⑥ The sequential digital logic circuits utilize the feedback from outputs to inputs.

⑦ Its behaviour is described by the set of next state fns and the set of o/p functions.

⑧ Block diagram :-



Q Comparison between Synchronous and Asynchronous Sequential Circuits :-

Synchronous Sequential Circuits

- ① In Synchronous circuits, memory elements are clocked Flip-Flops (FF's).
- ② In this, the change in i/p signals can affect memory elements upon activation of clock signal.
- ③ The maximum operating speed of the clock depends on time delays involved.
- ④ They are easier to design.

Asynchronous Sequential Circuits

- ① In asynchronous circuits, memory elements are either unclocked Flip-Flops or time delay elements.
- ② In this, change in i/p signals can affect memory elements at any instant of time.
- ③ Because of the absence of the clock, asynchronous circuits can operate faster than synchronous circuits.
- ④ These are more difficult to design.

⇒ Latch :- The term latch is used for certain flip flops. It refers to non-clocked flip-flops.

→ Latch is a sequential device that checks all its inputs continuously and changes its outputs accordingly at anytime independent of clock signal.

→ Gated latches (or) Clocked flip flops are latches which respond to the inputs and latch onto a '1' (or) '0' only when they are enabled, when the enable signal (or) gating signal is high.

→ In the absence of Enable (or) gating signal the latch does not respond to the changes in its inputs (here the gating signal may be a clock pulse).

→ Latch may be an 'Active high' input latch (or) an active low input latch.

→ In Active Latch (High) constructed with NOR gates.

In Active Latch (Low) constructed with NAND gates.


⇒ Flip-Flops :- The most important memory element is the flip-flop, which is made up of an assembly of logic gates.

→ There are several different gate arrangements that are used to construct flip-flops in a wide variety of ways.

→ Each type of flip-flop has special features (or) characteristics necessary for particular applications.

→ Flip-Flops are the basic building blocks of sequential circuits. Actually flip-flop is an one bit memory device that store either '1' (or) '0'.

→ General flip-flop symbol :-



→ The flip-flop can have one (or) more inputs, the flip signals which command the flip-flop to change state are called excitations.

→ The applications of flip-flops are serve as a storage device. It stores a '1' when its output 'Q' is a '1' and it stores a '0' if its output Q is '0'. These are mainly used in Registers and counters.

Q Difference between Latches & Flip-Flops :-

0

Latch


- ① A Latch is an electronic sequential logic circuit used to store information in an asynchronous arrangement.
- ② One Latch can store one bit information, but output state changes only in response to data input.
- ③ Latch is an asynchronous device and it has no clock input.
- ④ Latch holds a bit value and remains constant until new inputs force it to change.
- ⑤ Latches are level sensitive and the output level is high therefore as long as the level is logic level 1 the output can change if the input

Flip Flop

- ① A Flip-flop is an electronic sequential logic circuit used to store information in a synchronous arrangement.
- ② One flip-flop can store one bit data, but output state changes with clock pulse only.
- ③ Flip-flop has clock input and its output is synchronised with clock pulse.
- ④ Flip Flops hold a bit value and it remains constant until clock pulse is received.
- ⑤ Flip Flops are edge sensitive they can store the output when there is either a rising (0 to 1) or falling edge of clock.

⇒ SR Latch with NAND Gates / Active-Low latch :-

Circuit diagram :-




Truth Table

| S | R | Q_n | \bar{Q}_n |
|---|---|---------------|-------------|
| 0 | 0 | Invalid state | |
| 0 | 1 | 1 | 0 (Set) |
| 1 | 0 | 0 | 1 (Reset) |
| 1 | 1 | No Change | |

Case i) :-


$$S=0, R=0$$



When $S=0, R=0$ the outputs are $Q_n=1$ & $\bar{Q}_n=1$. So, this is an Invalid state / Indetermined.


Case ii) :-

$$\text{When } S=0, R=1$$



∴ When $S=0, R=1$ the outputs are $Q_n=1$ & $\bar{Q}_n=0$.


Case III :- $S=1, R=0$



∴ When $S=1, R=0$ the outputs are $Q_n=0; \bar{Q}_n=1$

Case IV :-


$S=1; R=1$



∴ When $S=1$ & $R=1$ the outputs are $Q_n=0$ & same as previous state. ∴ the o/p is no change state.

⇒ SR Latch with NOR Gates / Active High Latch :-

⇒ Circuit diagram :-



Truth Table

| S | R | Q_n | \bar{Q}_n |
|---|---|-----------|-------------|
| 0 | 0 | No change | |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Invalid | |

Note :- The above four cases case I, II, III, & IV, also present in the NOR gates.
 → The ^{above} procedure is same here also. Once we do some operation we get above truth table.

→ Flip-Flops :-

It is a memory element, made up of an assembly of logic gates. Flip Flop also known more formally as bistable multivibrator. Flip Flop is a one bit memory element.


→ Flip-Flops are classified into 4 types

① SR Flip-Flop ③ JK Flip-Flop

② D Flip-Flop ④ T Flip-Flop

→ Clocked SR FlipFlop :-

→ Block diagram of SR Flip-Flop :-



① circuit diagram



② Block diagram

③ Truth Table

| CLK | S | R | Qn | Qn-bar |
|-----|---|---|---------------|-----------|
| 1 | 0 | 0 | No change | |
| 1 | 0 | 1 | 0 | 1 (Reset) |
| 1 | 1 | 0 | 1 | 0 (Set) |
| 1 | 1 | 1 | Invalid state | |

④ Characteristic Table :-

From truth table find characteristic table

| CLK | S | R | Q_n | Q_{n+1} |
|-----|---|---|-------|-----------|
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | X |
| 1 | 1 | 1 | 1 | X |

⑤ Characteristic equation


| S | RQ_n | 00 | 01 | 11 | 10 |
|---|--------|----|----|----|----|
| 0 | | | 1 | | |
| 1 | | 1 | 1 | X | X |

$$Q_{n+1} = S + \overline{R}Q_n$$

⑥ Excitation table :-

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

⑦ State diagram




- ① $Q_n Q_{n+1} \rightarrow S R$
 $00 \rightarrow 00$
 $01 \rightarrow 10$
 $10 \rightarrow 01$
 $11 \rightarrow 00$
 $11 \rightarrow 10$
 $X0 \rightarrow$

* In SR Flip Flop $S=1$ & $R=1$ then this state is indeterminate state. This drawback is avoided in JK Flip Flop.

⇒ D-Flip-Flop :- (Delay flip flop)

(a) Circuit diagram :-



(b) Block diagram



(c) Truth Table :-

| CLK | D | Q_n | \bar{Q}_n |
|-----|---|-------|-------------|
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |


→ D Flip-Flop is also called as Delay (or) Data Flip Flop. It is used to find delay b/w the set and Reset.

(d) Characteristic Table :-

It is used to find the next state.

| D | Q_n | Q_{n+1} |
|---|-------|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

(e) Characteristic equation




(f) Excitation Table

| Q_n | Q_{n+1} | D |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(g) State diagram :-



⇒ T-Flip Flop :-




② positive edge T-F/F
Symbol



③ Logic Diagram

Negative edge T-F/F
Symbol



④ Truth Table

| CLK | T | Q_n | \bar{Q}_n |
|-----|---|--------------|-------------|
| 1 | 0 | Q_n | \bar{Q}_n |
| 1 | 1 | Toggle state | |

→ no change state

⑤ Characteristic Table

| CLK | T | Q_n | Q_{n+1} |
|-----|---|-------|-----------|
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

⑥ Excitation Table

| Q_n | Q_{n+1} | T |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

⑦ Characteristic equation

| T \ Q_n | 0 | 1 |
|-----------|---|---|
| 0 | | ① |
| 1 | ① | |

$$Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$$

COUNTERS :-

①

- A digital counter is a set of flip-flop (FFs) whose state change in response to pulses applied at the input to the counter.
- A counter is used to count pulses.
- A counter can also be used as a frequency divider to obtain wave-forms with frequencies that are specific fractions of the clock frequency.
- They are also used to perform the timing function as in digital watches, to create delays, to produce non-sequential binary counts, to generate pulse trains, and to act as frequency counters.
- counters are classified into
 - (i) Asynchronous counters
 - (ii) Synchronous counters.
- Asynchronous counters also called as ripple counters (or) series counters.

comparison of synchronous and asynchronous counters

Asynchronous counters

1. In this type of counter FFs are connected in such a way that the output of first FF drives the clock for the second FF, the output of the second to the clock of the third and so on.
2. All the FFs are not clocked simultaneously
3. Design and implementation is very simple even for more number of states
4. Main drawback of these counters is their low speed as the clock is propagated through a number of FFs before it reaches the last FFs

synchronous counters

1. In this type of counter ^{there} is no connection between the output of first FF and clock input of next FF and so on.
2. All the FFs are clocked simultaneously.
3. Design and implementation becomes tedious and complex as the number of states increases
4. Since clock is applied to all the FFs simultaneously the total propagation delay is equal to the propagation delay of only one FF. Hence they are faster.

Asynchronous Counters :-

②


- To design an asynchronous counter, first write the counting sequence, then tabulate the values of reset signal R for various states of the counter and obtain the minimal expression for R or \bar{R} using K-map or any other method.
- Provide a feedback such that R or \bar{R} resets all the FFs after the desired count.

Design of a mod-6 asynchronous counter using TFFs


A mod-6 counter has six stable states 000, 001, 010, 011, 100, and 101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to 000 because of the feedback provided.

- Here we are using 3FFs for designing, three FFs can have eight possible states, out of which only six are utilized and the remaining two states 110 and 111 are invalid.

→ For the design, write a truth table with the present state outputs Q_3, Q_2 and Q_1 as the variables, and reset R as the output and obtain an Expression for R in terms of Q_3, Q_2 and Q_1 . For active-low reset \overline{R} is used.



Logic diagram.



| After Pulses | state | | | \overline{R} |
|--------------|-------|-------|-------|----------------|
| | Q_3 | Q_2 | Q_1 | |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 1 | 0 |
| 4 | 1 | 0 | 0 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 1 |
| | ↓ | ↓ | ↓ | |
| | 0 | 0 | 0 | 0 |
| | 0 | 0 | 1 | 0 |

Truth table.

→ Design of mod-10 asynchronous counter using 4 T FFs:-

→ A mod-10 counter is a decade counter. It is also called a BCD counter or a divide-by-10 counter. It requires 4 FFs.

→ This counter has ten stable states 0000 through 1001, i.e. it counts from 0 to 9.

→ The initial state is 0000 and after nine clock pulses it goes to 1001. When the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but because of the feedback provided, it resets to initial state 0000.

→ So, there will be a glitch in the waveform of Q_2 . The state 1010 is a temporary state for which the reset signal $R=1$, $R=0$ for 0000 to 1001, and $R=X$ (don't care) for 1011 to 1111.

Shift Register counters :-

- one of the applications of shift registers is that they can be arranged to form several types of counters.
- shift register counters are obtained from serial-in, serial-out shift registers by providing feedback from the output of the last FF to the input of the first FF.
- These devices are called counters because they exhibit a specified sequence of states.
- The mostly used shift register counter is the ring counter, as well as the twisted ring counter.

Ring counter :-

- This is the simplest shift register counter.
- the basic ring counter using DFFs (as shown below fig ②). The realization of this counter using J-K FFs is shown in fig ③.

→ The FFs are arranged as in a normal shift register, i.e the Q output of each stage is connected to the D input of the next stage, but the Q output of the last FF is connected back to the D input of the first FF such that the array of FFs is arranged in a ring and therefore, the name ring counter.




fig ⑤:- logic diagram of 4-bit ring counter using D flip-flop




fig ⑥: using JK FFs.

- In most instances, only a single 1 is in the register and is made to circulate around the registers as long as clock pulses are applied.
- Initially, the first FF is preset to a 1. So, the initial state is 1000, i.e. $Q_1=1, Q_2=0, Q_3=0$ and $Q_4=0$. After each clock pulse, the contents of the register are shifted to the right by one bit and Q_4 is shifted back to Q_1 .
- The sequence repeats after four clock pulses. The number of distinct states in the ring counter, i.e. the mod of the ring counter is equal to the number of FFs used in the counter.
- An n-bit ring counter can count only n bits, whereas n-bit ripple counter can count 2^n states bits.
- It is entirely a synchronous operation and requires no gates external to FFs, it has the further advantage of being very fast.





Fig :- State diagram.

| Q ₁ | Q ₂ | Q ₃ | Q ₄ | After clock pulse |
|----------------|----------------|----------------|----------------|-------------------|
| 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 1 | 3 |
| 1 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 5 |
| 0 | 0 | 1 | 0 | 6 |
| 0 | 0 | 0 | 1 | 7 |

sequence table



Timing diagram of a 4-bit ring counter