
UNIT-II

= Combinational circuits: Digital Logic circuits

- -> Regie circustic -for degited systems may be combinational (00)

 Sequential.
- In combinational circuits, the output variables at any instant of time are dependent only on the present input variables.
- -> A combinational electic concerts of toput varieties, losse geter and output variables.
- Kegge gates accept stynals from the Input and generate struks to the contents.



-> Design procedure of combinational creekt :-

the design of combinational decests starts from the specification of the prostern that can be implemented in a legic decision diagram or a set of livelean function.


- (1) From the specifications of the cheast, determine the required trumber of imputs and certains and accept and accept a sympel-to each
- (3) Derive the trust table that defines the required schillenslip between logate and decipate.
- 3 Obtain the boolean function and draw the Logic diagram.

=> Integrated NAND-NOR Gates =

NAND gate is actually a series of AND gate with NOT gate.

If we connect we output of an AND gate to we sip of a NOT gate, the commentation will work as NOT AND En NAND gate.

Ite output to I when way or all inputs also o, otherwise of to I.




NOR gate is actually a Seeine Of OR gate with NOT gate office.

Connect the output of an OR gate to the Tip of a stat gate,


The combination will work as MOT-OR or NOR gate. Its output

Le o when any 600 or all inputs are I, otherwise output is I

West of the second



> Multifunction gates :- the gates which are doing metifunction, those type of gates are called mustifunction gates. Many functions will perform by these gates.



=> Durin Specification plan - the like it to design a multifunction gate that will have set up inputs, and one output F.

[he function F will be instructed to perform four different
the functions. A and B all the data inputs. X and Y we
longic operations. A and B all the data inputs. X and y we
control what the gate will do. X and y are the operation
selection lines.

-> Deciso methodology "- A and B tell the grate what operation to operform If A and B Boltraxe O, the gate will est us an And gate

If 1 =0, B=1, the gate will operate at OR. If A=1, B=0
The gate will operate as NOR. If A mak Bane worth 1, the gate
orcested as NANO.

	AR	ΧV
	00	AND
11)	0.1	OR
, N	10	MOR
Ž.	184	COACO

Хy	AND	Non	jp.
00	D	//	
01	O	7	
10	0	1	1
31	1	0	


Xy	OR	MOR
00	ø	18 1
101	17	0
(li		0

X and y depend upon what A and B are doing the touth tables for AND, NAND, OR and NOR can be seen for figures of the little above figures can be condensed into a lengthing from table at shown below figures.

Trust Table of mults-function gate

Gales	,			
2	-000 -000	0	-000 Sea ₹	0
χ)	\$ <u>6</u> 2=	0 0 -	° 0 =	00 = 0 =
34	0000	0 0 0	0 0 0 0	5:5 = :

It can easily be seen how the trust task can get valler complicated Karnacys (K-map) map would be a more convenient way to represent the multi-function gate




By using the ones on the tester, the function can be wellten as a sum of products (Sop)

To do that you need ABXY to malesply out to execut I Therefore,

$$E = AXY + BXY + AXY + BXY$$






→ Half-Adder: — A half-adder is a combinational exect with
two bourses inpute and two bourses outpute (Sum and Carrier).

It adds the two inpute (A & B) and produces the lum(C)
and carry(C) as a output late.






- Touth table -


Ī	In	pals	(Det	<i>tpute</i>
	4-	ε	L	8
Ī	0	O	a	0
	0	1	ř.	0
	A	0	- #	a
	M,	1	٥	$I_{\mathcal{F}}$

426	1900 8000	C	
ok -map	for (!) /	of for(C)
ALC: NO		The state of the s	イナロイン


V	7.55
A/B 0	15
0	0
0,	



$$S = \overline{A}B + A\overline{g}$$



Fill Adder :- If fill adder it a communational exceptional exception of the middle the services and extended the control of the file of the coding from the previous column called the carry to (Co) and extended the same time than the same to (Co) and extended the same time same to (Co).



- Tout Table :-


	Q	mpete		entrate	ok-map for s
A -	Б	\mathcal{C}_{fa}	P	Cont	1) Ed. 10 10 U
6	ø	0	in:	0	· • • • • • • • • • • • • • • • • • • •
ò	0	9	A)		
o	П	:0	81.	0	C = Frem + Kron + Aren
.0		1			
1	(16		38	03	= A (20 cm) + A (80 cm)
*	0	73.	0		= ADEO CTO
1	Ñ	ø	0		nt-map for sout
i	390	100	<i>i</i> /\	L & L	A\range range
			Ostrop trees k	ومطاعمها	
	. Mel.	ACM,) d= 012	SeD co,	Cour = Ban+AG
	D,			C ₁₀ - (1000) + 400 cong c= 1100+1100+1000+1000, == (110f+10)+1000(10)
	7.5	31 B.		nddiri.	■ 「大田工学なまり仕事ならりにつる」

1 10

=> Multi-Bit added :- The most basic allitmette

specation is not addition of lanary degles. A combinational
clearly that performs me addition of more lass [multi)
is called molti-bit added.

=> Block Diagram :-



A circuit for adding two 4 St binary numbers. To add multiple lanaxy like together, he must include a possible carry over few the lower order of magnitude, and some it as an input carry to the next higher order of sent higher order

* Addition of 3 Sits is ented full adders.


* By using full addless me are adding more Sits.

There type quadrons are called mutter in orders.

- Multiplemens - (Multiplemong means sharing)


- -+ A mountablemen is a combinational constituted directs binary
 enformation from one to manage input lines and direct to a
 single output line.
- -- The souting of the deserted data inputs to the output le Controlled by Select inputs Or Selection Lines.
- Tor 2" X | multiplemen 2" input lines, 1 subject line,
 - * Mustiplemen is a convenied Koge circuit.

 * It is a parallal to Sectal convenier.
- --- As 11-25 lebelling one q the input-data as a output It to also called as Data Schoolon



= Basic 2-Input multiplener !-


A 2-leput multiplener has two dates Inputs $D_0 + D_1$, one selection line S and one output Z




- when S=0, AND gate 1' is encoled & AND gate a is disabled So z=0.
- when C=1, thus gate 2' we consided S thus gate 1' is described so K=01.

= Busic 4-Input Multiplemer :-

A 4-Input multiplemer has 4 Data Inputs Do, D1, D2, D3
and two data salect inputs So & S, the layer Lands
applied to the So, S, Inputs determine which And gete is
emakled, So that Its data passes through the CR gets to the
Off.




- :. Z= 3, 8, 0, + 5, 5, 0, + 5, 3, b2 + 5, 5, 0=
- 16-group mustiplener from two 8-somet mastiplener
- To design a 16-Input multipleaser from two 8-input multipleaser our or gate and one invertex is organized them forms select inpute 2, 34, 5, 50 mill relations one of the inpute to pass through to x.
 - when $L_z = 0$, the left multipleaser is enabled and S_Q , C_1 and so inpute determine which q its data input usil appear at its output and pass through the or gate to χ' when $L_z = 1$ the right multipleaser is enabled and L_z , L_z d L_z inputs select one q like data inputs for passage to output χ' :




-> Design of a 16:1 Mux using yelmox :-

To design a 11:1 mux very 4:1 mux, five 4:1 mux is needed. Low Inputs are applied successively and to select input are required, select input C&D are applied to 5, 4 so terroreals quite form multipleness. We matouts quitese moves are connected as data inputs to the 5-th ux) mux & select lines 44 & are applied to 5, 4 so.




- Design of 30x1 MOX Orang two lex1 MUX & one 2x1 MUX :-


A 18X1 max has 32 data sopuls. So It requires five data letter lines, I cheet lines - 34 min a 16X1 max has only four data relat lines, I like sopuls Bic, DE are connected to the data select lines of both 16X1 maxes and the most expression sopular as a connected to the data select lines of both 16X1 maxes and the most expression sopular.



- Considering points would during problems on multipleasure:

- * To implement any boolean function should follow the percadule be
- @ the foreston should be to stoundard Sop form
- (B) Rased on number of variables "1" silect maltoplement having (A-1)
 40.7 selection lines.
- 3 take any time westeller are a celectron lines.







@ Implementation of Ann gate using MOX



Trust Table





Suplementation trule table

Ro.	8
0	0
T/	R

Using 4x1 MUX, amplement the Roger function Fait, C)

= Em (1=, 5,6)



(so) 4	(g)	C	£	
ь	(D)	Ø	Ď	7.00
Ø	Ø.	1	1	Fac
O	K	O	0	125
0	I	1	7 (开三(
ţ.	0	D	ø	
1	0		1	推图6
1	9	o	1	1
Øm.	Υİ	9	۵	T.E.

Block	K Draggin	
C	4x1 MW	ΥC
	* * * * * * * * * * * * * * * * * * *	
	(P) (P)	

Uniplementation talle.

for.	1,	Υ
0	- 5	c
	o: L	دان


ginglement like function F(2, 1, 1) = ab+60 using 4x1 Mox.

convert to its cononical form.



> Implementation Table -


Block	people



T	20	\mathbf{z}_{h}	4
1	0	0	0
	1	0	2
J	17	1	- E

- Demultiplemen :- (Buta Divisibutor)

A Democraphener performs the reverse operation of multiplener. It takes a single input and distributes it over several output. So, Democraphener can be called as a data distributor. Since it transmitts some data to different destinations, a democraphener is I to a device.





-> (1×2) 1 to 2 Demoutiples == :-

The input data line goes to all OF the AND getes. The select line enable only one gets at a time, and not plate appearing on the Input will place Through the Schooled gate to the associated contract line.

Osciolated contract line.


S 1 3








Trum Table





2, 00	0,	0	Ø	0
0 0	٥	O	0	D
(a)	Œ	0	0	8
100	Ø	D	0	O
# #2 B	D	0	6	0



Line to & Kine Demustiplaner


02 1	0.	0	0_	٥	2	0	0	9
0 10	0 0	Ď	0	Ø.	ò	0	0/	
B 3	0	10)	ø	0	0	0	1	
	0	Ð	E.	D	0/	B	6 0)
0		0	0	0	10	6	. 0	
1 0	0	0	0	10	0	0	0 0	
0	0	0/	0	0	b	Ö	0 0	
1 1	b 0	10	0	0	0	۵	0 6	
26 10	110	10	0	0	0	0	0 62	





e e	Q,	4	٤.	Ø,	Ø.	0	Ø 10	9	67 (A)	D 6	7	6 d	9	o Io	O	O IR	0 /c	0	0
0	Ø	0	Ó	(0	O	ō	0	0	٥	ø	٥	ó	0	0	0	0	0	-0	0
٥	E)	O	1	0	1	0	0	$\mathbf{p}_{i})$	O	ø	0	٥	ð	0	ō	0	o	ò	0
Ø	0	Ī	O.	O.	0	(y)	Ö	ø.	٥	Ď	ô	o	ø	(6)	٥	0	ø	ò	
0	0	1	1	Ô	Ø	0	Y	0	ø	0	0	0	c	0	٥	0	٥	0	0
Ø	3	D	0	0	O	O.	Ò.	0	0	ø	0	0	0	ø	ø	0	0	a	o
0	T.	\mathcal{O}	- 1	0	0	٥	å	Ø.	D	0	0	0	٥	0	٥	0	٥	0	0
O	1	1	٥	O	O	ű,	Ü	0	10	(0)	V.	0	0	٥	0	Ø	(0)	(0)	6
(00)	Шij	II,	ı	100	0	0	0	0	0	9	3	Ve	۵	ø	ā	ø	20	ø	ø
1	0	O	0	O	0	Ø.	Θ	0	O	c	è	1	10	(6)	P	0	10	0	o
	0	O	1	0	D	0	6	0	0	ø	0	1	y/y	10	0	D	ø	o	٥
A	Ø	1	0	ø	(0)	ø	٥	٥	Ø	ø	Ċ) 6		1	30	٥	ø	ŧά	Ø
1	0	1	9	٥	0	٥	0	0	ø	0	0	1	5	0 6	N	/0	ō	ø	0
#	4	Ø	٥	۵	1	à	o	ø	Ð	0	b	1	a V	0 0	0	Je.	0	•	0
liba	10	0	81	20	80	0	O	(6))	2 01	16	0	6 8	93	0 0	5/0	0	19	9.4	07
		Î	Φ	0	d	ø	٥	b	0	0	d	13	0	0 7	ð. j	0	à	10/	9
			091311	, c	8	(6)	0	(0)	Ô	007	ø		ò	0	9	0 0	0	9	(S

_ Design of 1:32 demox wang two 1:16 Dames -



Decaders - A Decader is a layer device that converts any

D-18th because input node into 20 output lines such that only the

Output line is cettivated for each one of the possible combinations


of-inputs.

- + Early of N Inpute, these are 2 possesse lipse combinations. Get one 9-2"

On codes. For early of those input combinations oder one 9-2"

Output lines will be contine high, all ones outputs will remain inactive.


— Dome deconders ove designed to pronduce native low of with all the other outputs remains little.



Design and Implementation of 210 4 Decoder with cultive Wish output (en) wary Anso gates.


12 1 2 to 4 Decoder with cultive Wish

Εŋ	A	ß	D,	0,	P ₂	\mathfrak{d}_3
0	X	X	Ю	8	¢	0
	0	Ø	V.	0	0	o
Ň	ø	•	0	1	0	٥
21	1	0	O	0	1	0
1	- 1	ij.	0	8	0	11







Design of Juplamentation O.L. 2 to 4 December 208111. design Kow Output (ar) using NAND gates.



En.	4	R	p _o	\mathcal{D}_{ℓ}	ρ_2	$\rho_{\mathcal{I}}$
Ť	X	X	1	1	1	1
e	Ð	0	0	1)	1	1
۵	0	9		Ø	1	1
0	1	0_	L =	1	O	įή
0	2	4	1	1	1	0





Nota 1

I have decoulor consects of 2' lopel— I lines AdR and 4 outputs 12 12 12 Pr-As It was all <u>AND</u> gates the Outputs are Aesawa high.

Mote @


For active <u>Low putpats</u> NAND gates are used. A s to 8 Deceder has a signific and 8

Outputs. It uses all Anno gates, Therefore the outputs are cultive leggly. For active low outputs, NAND gates are west oftenibe. Called a store to 8 line deceder because It has three sopret lives and eight output lives. It can also be called as a literary to and eight output lives. It can also be called as a literary to

Outal Decaden-


8	DEK Drag	Luro
A	3 to 8	00 00 00 00 00 00 00 00 00 00 00 00 00

Δ	ngia I	3			1	Den S	pa.	X	3	
4	8	2	D _c	D_i	Ą	p_x	D _p	<i>P_</i>	0	0
Ċ.	8	-00	M	C	0	0	0	Ø.	0	Ø
0	Ø	Juni)	0	N.	b	Ø:	O.	0	Ø,	9
٥	1	203	0	O	W.	Ø	ø:	10.	0	0
0	1	30	0	d	O	ijΤ.	0	(0)	0	0
- 15	Ō	0	9	0.0	10	0	1	٥	0	0
rate.	0		0	ø	100	0	P		ø.	n,
- 1/	4	0	o	0	0	m.	0	ø	1	ø
t t	- 1		0	-5	10		0	0	Φ	1





Design of Amplement 4 to 16 line Decoder Jean two 3 to 8




Sequentral Cércuits - I

- → In Sequential lagic circles, the output is a function of the present copiets as well as the past inputs and outputs.
- It consists of combinational cleents and moments elements the past values is provided by fewtback from the output back to the input.

Enamples of Sequential avails are

- * Counters * Sequence generators
- * Slaff regreters
- * Sected adders

- Block dlagram:



data the information Stored to the memory element to store the part data the information Stored to the memory element at any given time differed the present state of the Sequential circuits.

Combinational cities

- D In combinational cause,

 in output variables at any

 instant of time are dependent


 only on the present tip

 Variables.
- (B) Memory months not required to combinational Genetic
- (3) compressional concepts assemble faster because the delay blue like the following of fater only
- (9) Jose early to demyo
- © the combinational lagic consists are independent of the clark
- (1) 150 combinational digit connect clear require any feedback
- (3) Alfa behaviour to described by the ret of culput functions.
- Block attagram :-



Segmental circult

- Of severatial caracits, the compet varieties at one; for the forestern that only on the present lip variables, but also on the present state, i.e. on past value of the caracit.
- (E) Moreousy unit to required to Store that pest velocal of the Up Variables in Sequential execute
- (1) Septemble) combine are about
- (1) It is harder to dange
- Depte continues sequenties logic constitutes and was a clock for the figuresy the tip flep of the first operation.
- E 155 segmential digital degle charles willien the feelbacks.
 - 1 It he havenur to decembed by the act of new state foods and the set of all functions
 - 1 Block diegens :-



Q Comparision between Synchronous and Anynchronous Sequential

Synchoppour Sequential.

Arynchronous Sequential

- (FF's).

 Of Augustronous ceruits, memory of the Augustronous corrects, elements are clocked flip-flops memory elements are either time.

 Orclocked flip-flops on time.
- (2) In this, the change in the signal (2) In this, change to the signal (2) In this, change can there me upon active ton of clock signal at any intront-of
 - @ go the change to the sounds can effect overnosey elements at any instant of time.
- 3) the manimum apetatory speed of the clock depends on time delays involved
- 1 they are easser to classy
- Because of the charme of the check, asynchronous crowing con specialis factor thous Symphonous streets.
- (1) there are more difficult

- = Latel the term lately 85 used for certain Hip flops . It refers to non-clocked flip-flops.
 - Rately 13 a Sequential device that cheeks all its inpute continuously and changes the exceptible exceptingly at anytime independent of clock signal.
 - Geted leteber (00) Clocked flip flaps are latched willish respond to the imputs and elately anto a 1" an o' only where liver are enabled, when the enable segral was getting segment to Ligh.
 - In the absence of Enable on getting Regnal the lately does not Tespond to the changes in the inpacts (born the getting sugar array be a clock pulse).
 - * Lately way be an Active high " input lately (02) an active low input latch.
 - In 4the Lately (High) constrainted with NOR getes. In Active lately (Low) constructed with NAND gates.
 - Flip-Flops: The most important meanous element is the -thep-flip, which he made up of an assembly of lagre getes.
 - there are several different gets arrangements that are used to construct flip-flops to a wide vallety of ways.
 - Each type of flip-flop has speciful faultures, less characteristics necessary for portrouller appreciations.


28

+ filsp-tiops are the basse building blocks of sequential circle.

Actually tip-tiop is an one bit memory device it can store

ultime 1'(00) 0'.

- Cheneral Attp flop Symbol :-



- the flip flop can have one (on) more inputs, the flip strate are strated encountered the flip-flop to change brute are called encountered.
- It stones a 1 when its output Q'ss a 1 and 11 stones a a "

 Its output B & o". These are mainly used in Regention and counters.

Q Difference between Latches of Hip-Hops -

Lateb


- A Lately be an electronic sequential logic count used to store information to an assentation chronous arrangement.
- (a) One Lately can store one lift information, but suspect state changes only in suspense to data input.
- (3) Lately is an asynchronous device and it has no clock input:
- (4) Lately holds a bet value and remains constraint would never 11 to change
- D Latches are Kerel sensitive
 and the olp Level is high therefore
 as long as the lovel is logic
 Level 1 theolp can change if
 the 11p

Flip Flop

- (1) A Flip flop is an electronic Sequential logic circuit used to Stare information, in an synchromous arrangement
- @ one fly-flop can store one but data, but output state.
 Changes with cleek pulse only.
- 3) Flor Flor has clock topet and : 115 output to synchronized with clock pulse.
- (1) Hip Flope holds a 41-value and 11-remains constant until clock pulse is received.
 - (3) Flop Flops are edge sconstitue they can stone the "111 onless when there is nesting (00) -falling edge of clock.


- SR Lately will NAND GATES/ Active - Low lately ?-

cerent diagram :-



Case (1):

S=0, R=0




Trusk Table

L	R	Q,	ā,
0	0	Joves	lid state
o	ï	1	o (set)
Ī	O	0	1 (Reset)
1 1	BK V	No C	honge


When C=0, R=0 the overfitte own $B_n=1$ of $\overline{A}_n=1$. So, then I governed $A_n=1$ and $A_n=1$ and $A_n=1$ and $A_n=1$ are $A_n=1$ are $A_n=1$ and $A_n=1$ are $A_n=1$ are $A_n=1$ are $A_n=1$ and $A_n=1$ are $A_n=1$ and $A_n=1$ are $A_n=1$ are $A_n=1$ are $A_n=1$ are $A_n=1$ and $A_n=1$ are $A_n=1$ ar


Caro ii, :-

when S=0, R=1



in when L=0, R=1 the outputs are $Q_n=1$ if $\overline{Q}_n=0$.






i. when
$$s = 1$$
, $R = 0$ the ostration are $\theta_{10} = 0$; $\theta_{10} = 1$

g left oughbour milit

The later of the l



When 5=1 of R=1 the occipies are \$ 0 = 0 & some as previous state so, we of to no change Sheles

SR Letely WILL MOR Grater / Anthro high Latels:



s		—a,
	\sim	
R		— ⋴ "


	R	8, 8,
Ø	0	No Change
- 0		1 0
1	0	0 1
1	I	Invalid

the above four cases case 1, 11, 11, 150, also present to like - The procedure is same here also. Once no do same operation we get above trult tagle.

Flip-Flops :-

It is a manuage element, made up of an assembly of logic. gates. Flip Flop also known more tormally as histable multivibletor Flop RE a one bit mamply alamant.

- Flip-Flops are classified into 4 types
 - 1 SR FIRF-Flop @ JK FISP-Flop
 - D Hop-Flop @ T Ftop-Flop
- -> Clocked SR Flip Flop :-
 - -> Block diagram of IR FAP-Flop:





- (1) Excell diagram
- B) Block draggerm

O truth teste


CIR	2	Ŕ	Qo Qo
1	0	0	No change
1 1	0	Î/	O (Rose)
1-1-1	1	0	1 0 (Set)
L.	1	I	Sowells state

(d) Characteristic Telle :-


From trust table that charmeteristic table.

	CIK	¢	R_	60	Qn+1
1		0	Ø	0	o
J	1 .	٥	0	1	1634
l	I-	0	W	0	O
		O	Γ^{-}	11-3	o
l	1	Į.	0	0	
		14	o	1	1 82
	T.	1	1	0	×
L		11	<u> </u>	SI	X

15 TO 16	and the second	201 A	the state of the	CONTRACTOR STATE
6602.11	O Bloom	1 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2450	300 12 10 12 Ac
3	FWHT TO	Markey M	STATE !	equalica



	80	Qn+1	2	R
T	٥	0	0	X
	0	1	1	0
	IJ,	+ O +	٥	1
	Ų	1	X	Ø



At Jo IR Flip Flop C=1 of R=1

Nam the state is indetermined


State. We drawback is

Charles in JK Flip Flop.









	CIK	D	B _n	Q,	
Ī	l	0	0	1	
	I.	N (7	٥	

→ B Flip-Flop is also called.

as Dislay (OT) Data. Flip Flop


It is used to Hind delegable

lke set and Reselt.


(1) Chasoateristic Table -.

It is used to find the most state.


D	D,	Qner
	0	G
0		0
	ō	
Į Į	[1	i




On	Quitt	D
0	0	0
	î	0



=> T- FISP Flop :-








@ Logic diagram

Negative edge F-FIF

Ely)







(a) Characterisatic Table

CIK	T	Q,	8ann
	O	0	0
l i	0	1,-	36
T.	ŧ)	٥	21
1	1	Ť	0

O	n 0	MH T
Ø	0	0
c	1	
, X	0	
1	1	0

(E) Characteristic equation

- → A digital counter is a set of flip-flop (FFs) whose state change in response to pulses applied at the input to the counter.
- → 89 counter is used to count pulses.
- A counter can also be used as a frequency
 divider to obtain wave-forms with frequencies
 that are specific -fractions of the clock -frequency.
- They are also used to perform the timing function as in digital watches, to create delays, to Produce non-sequential binary counts, to generate pulse trains, and to act as frequency counters.
 - -> counters are classified into
 - (i) Asynchronous counters
 - (ii) Synchronous counters.
- -> Asynchronous counters also called as ripple counters (or) series counters.

Asynchronous countrys

- I. In this type of counter

 FFs are connected in

 such a way that the

 output of first FF

 drives the clock for the

 Second FF, the output of

 the second-bothe clock of
 the third and so on.
- e. All the FFs are not clocked simultaneously
- 3. Design and implementation is very simple even for more number of states
- 4. Hain drawback of these counters is their low speed as the clock is propagated through a number of FFS before it reaches the lost FFS

synchronous counters

counter is no connection between the output of first FF and clock input of of next FF and so on.

- 2. All the FFs one aboved simultaneously.
- 3. Design and implementation becomes tedicals and complex as the number of states increases
- 4. Since clock is applied to all the FFs Simultaneously the total propogation delay is Equal to the propogation delay delay of only one FF. Hence they are history

- -> To design an asynchronous counter, first write the counting sequence, then tabulate the values of reset signal R for various states of the counter and obtain the minimal Expression for R or R using h-map or any other method.
- -> Provide a teedback such that Rork resets all the FFs after the desired count.
- Design of a mod-6 asynchronous counter using TFS A mod-6 counter has six stable states 000,001, 010, 011, 100, and 101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to 000 because of the feed back provided.
- -> Here weare using 3FFS -for designing, three . FFs can have eight possible states, out of which only six utilized and the remaining two states 110, and 111 are invalid.


→ For the design, write a truth table with

the present state culputs \$3,52 and \$1, as the


voriables, and reset R as the output and

obtain an Expression for R interms of \$3,52

and \$1 + For active-con rest R is used.



Logic diagram.



- > Design of mod-10 asynchronous counter using
 TFFs:-
- → A mod-10 counter is a decade counter. It is also called a BCD counter or a divide-by-10 counter. It requires 4 FFs.
- This counter has ten stable states 0000 . Through, 1001, i.e it counts from 0 to 9.
- The initial state is about and after nine deck pulses it goes to look when the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but because of the tenth back provided, it resets to initial state 0000.
- → so, there will be a glitch in the waveform of G_2 . The state 1010 is a temporary state for which the reset signal R=1, R=0 for 0000 to 1001, and R=1 (don't care) for 1011 to 1111.

Shift Register counters :-

- -> one of the applications of shift registers is that they can be arranged to form several types of counters.
- → Shift register counters are obtained from Serial-in, Serial-out shift registers by Providing feedback from the output of the last FF to the Input of the first-FF. These devices are called counters because they Exhibit a specified sequence of states.
- The mostly used shift register counter is the ring counter. as well as the twisted ring counter.

Ring counter:

This is the simplest shift register counter.

the basic ring counter using DFFs (6 shown below-fig @). The realization of this counter using J-K FFS is shown in fig @.

The FFs are arranged as in a normal shift register, i.e. the so output of Each stage is connected to the D input of the next stage, but the so output of the last if is connected back to the D input of the Arrest FF such that the array of FFs is arranged in a ring and therfore, the name ring counter.






fig: - Logic diagram of 4-bit ring counter using D-flup-flop



- > In most instances, only a single I is in the register and is made to circulate around the registers as long as clock pulses are applied.
 - -> Initially, the first FF is Preset to a 1. so, the initial state is 1000, i.e 9,=1, 0=0, 03=0' and 94=0. After Each clock pulse, the contents of the register are shifted to the right by one bit and 94 is shifted back to 91.
 - -> The sequence repeats after tour clock pulses. The number of distinct states in the ring counter, i.e the mod of the ring counter is Equal to the number of ffs used in the counter.
 - -) An n-bit ring counter can count only n bits, where as n-bit ripple counter can count on states bits.
 - → It is entirely a synchronous operation and requires no gates Edwahal to FFs, it has the further advantage of being very fast.



5)10	B2 (33	04	aster clockpulse
1	D	0	0	Q
0	ì	0	٥	ŲII.
0	0	Ţ	D	2-
0	0	0	1	3
44)	0	0	Œ	4
O	1	0	D,	5
٥	0	$_{\rm p} E$	O	G
LO	0	٥	1	1

