



Graduation Projects Booklet

2022 / 2023

Department of Electronics and Electrical Communications Engineering Faculty of Engineering Cairo University

Table of Contents

Code	Project Title	Main Supervisor
1	Safety Arm Set	د. أحمد حسين
2	The Design of a Single Inductor Multiple Output (SIMO) DC-DC Converter IC (SIMO) for System-On-Chips (SOCS)	د. أحمد نادر
3	5G Low-PHY Modem	د. احمد هشام
4	Ethernet PHY/MAC Design and Verification	د. كريم اسامه
5	Automated RTL and Testbenches EDA Tool (ART)	د. عمر نصر
6	Automatic Generation of SystemVerilog Assertions for Verification of Safety Mechanisms	د یاسمین فهمی
7	Cloud Connected On-chip Analytics Subsystem Design IP	د. عمر نصر
8	MIPI D-PHY Design and Verification	د. كريم اسامه
9	Verification of an openHMC Controller IP	د. إبراهيم قمر
10	Deep Learning in Covert Communication: Hardware Trojan Detection	د. حسن مصطفی
11	A massive MIMO digital beamforming mmWave Transmitter for 5G	د. حسن مصطفی
12	5G Technology hardware implementation and integration (Digital Design)	د. حسن مصطفی
13	Low Power NB-LTE Transceiver Design (Downlink Receiver)	د. عمر نصر
14	Secure Patient Data Management Platform using Blockchain Technology	د. أحمد خطاب
15	Master Information Block Decoding for NR Technology	د. حسن مصطفی
16	Admission Control and resource allocation in 5G core slicing network	د. أحمد خطاب
17	RTL Design and Verification for MIPI D-PHY Transmitter	د. كريم اسامه
18	Fault Simulation Framework using PyUVM	د. حنان کمال
19	Wireless Jamming Detection Using Deep Learning	د. حسن مصطفی
20	Low Power NB-LTE Transceiver Design	د. حسام فهمي
21	Implement of CNN for crowd detection through high bandwidth memory interface	د. احمد حسین
22	Single-Diode Photovoltaic (PV) System Control Design	د. مينا ايليا
23	AUTOSAR CAN Communication Stack	د. عمر نصر
24	Auto Braking System (ABS) designed for collision avoidance through the PreScan simulation program.	د. عمر نصر
25	Application Specific Deep Learning Accelerator (ASDLA meister)	د. كريم اسامه
26	A Digital Implementation for a ZigBee Transceiver	د ياسمين فهمي
27	RISC-V based Microcontroller for Smart Utility Meters	د. سراج الدين حبيب
28	Smart vertical farming	د. عمر نصر
29	Design of Power-Efficient Capacitance to Digital Converter.	د. محمد رفقی
30	FOTA (Firmware Over The Air)	د. نعمت عبد القادر
31	Intra-Data Center Coherent Optical Links	د محمد المعتز بالله
32	Advanced Driving Assistance System Using Embedded Linux	د. نعمت عبد القادر

33	FPGA implementation of optimized cache memory for coherence	د. احمد حسین
	Enhancing DDR4 and DDR3 Performance through Charge Cache Technique and matrix multiplication Integration for CNN	د. احمد حسین
35	Hardware accelerator for deep learning inference	د. حسن مصطفی
36	Firmware Over The Air (FOTA)	د. احمد حسین
37	A 76-81 GHz FMCW Radar Transceiver	د. احمد سمیر

Project Code	Project Title
1	Safety Arm Set

Disabled people face many obstaclesin their daily life as for the deaf and mute people, they are facing the problem

of communication with the outside world. Most of the people worldwide have very poor knowledge of the sign

language. So, with our duty to the society as communication engineers specialized in the embedded systems, we

found that implementing the Safety Arm Set would be helpful in bypassing the communication problem.

In addition, disabled people may have difficulties expressing and explaining their feelings/problems in case of

injuries or illness and may even fail to ask for immediate help in case of emergencies which require support from

other people or calling the ambulance. The Safety Arm Set comes in handy during these situations, as it provides

a healthcare monitoring system that also automatically reacts when needed.

Supervisors		

د. أحمد حسين	ahmed.hussien60@gmail.com
د. عبد الرحمن أبو طالب	
Team members	
محمد وائل محمد مصطفى	mohammad.wael1101@gmail.com
عاليا مصطفى صلاح الدين بنداري	alyabendary@gmail.com
حسين علي شحاتة ياقوت	hussein.shehata1@outlook.com
محمد عبد الله محمود احمد	maxmohamed30@gmail.com
ساره احمد عبدالحافظ احمد	saraahmedabdelhafez@gmail.com
Sponsers	N/A
Funding Source	N/A
Project Budget	Between 5,000-10,000 EGP

Project Code	Project Title
2	The Design of a Single Inductor Multiple Output (SIMO) DC-DC Converter IC (SIMO) for System-On-Chips (SOCS)

Power Management is how we deliver different power requirements from a battery to the different building blocks of a System-On-Chip (SOC). With more integration of different systems on a single SOC, the requirements of power management are tough and the need for high efficiency is mandatory. As a result, innovative ideas are needed to build a power management unit for SOCs with multiple outputs. This project aims to implement a complete SIMO DC-DC converter that can provide up to 500 mA of current from a single source to multiple different circuits on an SOC

1	
د. أحمد نادر	anader2000@gmail.com
د. أحمد عميرة	
Team members	•
عبد الرحمن أكرم فرج سالم	abd.salem00@eng-st.cu.edu.eg
ريناد جمال الدين سيد عاشور	rinad.sayed00@eng-st.cu.edu.eg
عمرو موسى رمضان إسماعيل	amr.esmael00@eng-st.cu.edu.eg
مصطفى عصام أحمد محمد الصاوى	mustafa.mohamed98@eng-st.cu.edu.eg
جنة أسامة يحي سلام	janna.sallam11@eng-st.cu.edu.eg
أسامة أحمد سعد أبو المعاطى	osama.moaty98@eng-st.cu.edu.eg
Sponsers	Vidatronic
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title	
3	5G Low-PHY Modem	
Abstract	•	
The project goal is to implement and test the algorithm and the RTL of some functionalities (e.g. DPD, CFR, FFT, precoding, etc.) of the 5G low-physical layer and Digital Front-End (DFE) on a digital platform (e.g. FPGA).		

د. احمد هشام	ahmed.mehana@eng.cu.edu.eg
,	
Team members	-
عمر احمد فهمي احمد	omar.ahmed.fahmy2000@gmail.com
ادهم محمد احمد عبدالرحيم	adham.mohamed85.am85@gmail.com
زهرة وليد محمد محمد سيد	Zahrah.mohammed02@eng-st.cu.edu.eg
علي بدري عبدالنعيم عبدالمالك حسن	alibadry452@gmail.com
مريم علي عزت درويش مصطفي	mariamali.ezzat@gmail.com
يوسف خالد محمد عبدالمجيد	yousef.joe175@gmail.com
Sponsers	Analog Devices
Funding Source	N/A
Project Budget	More than 10,000 EGP

Project Code		Project Title
4	Ethernet PHY/MAC Design and Verification	
Abstract		
The projects aims to o	design and verify the physi	cal layer and MAC sublayer of Ethernet following IEEE
Sunervisors		
-	د. کریم اساه	karim@eng.cu.edu.eg
du	د. کریم اساه	karim@eng.cu.edu.eg
Team members	د. کریم اساه احمد ممدوح احمد	karim@eng.cu.edu.eg ahmed.abodief00@eng-st.cu.edu.eg
مه Team members ابوضیف		
مه Team members ابوضیف فراج	احمد ممدوح احمد	ahmed.abodief00@eng-st.cu.edu.eg
مه Team members ابوضیف فراج ن عرفة	احمد ممدوح احمد احمد نور محمد	ahmed.abodief00@eng-st.cu.edu.eg Ahmed.farag00@eng-st.cu.edu.eg
مه Team members ابوضیف فراج ن عرفة ن عرفه ب راغب	احمد ممدوح احمد احمد نور محمد ايمان زكريا شعباز	ahmed.abodief00@eng-st.cu.edu.eg Ahmed.farag00@eng-st.cu.edu.eg eman.arafaa00@eng-st.cu.edu.eg
Team members ابوضیف فراج عرفة عرفه دراغب	احمد ممدوح احمد احمد نور محمد ايمان زكريا شعبان توني ألفريد يوسف	ahmed.abodief00@eng-st.cu.edu.eg Ahmed.farag00@eng-st.cu.edu.eg eman.arafaa00@eng-st.cu.edu.eg tony.ragheb00@eng-st.cu.edu.eg

More than 10,000 EGP

Project Budget

Project Code	Project Title
5	Automated RTL and Testbenches EDA Tool (ART)

ART is an EDA tool that helps in the design and verification of digital ICs.

- Design:
- A Standard library is provided with the most commonly used digital blocks that are completely configurable and synthesizable.
- Finite State Machine can be designed graphically to generate FSM verilog file.
- A top module file is generated given a schematic of sub-modules connection defined in CellView.
 - Verification:
- Testbench file is provided given a simple relationship between the inputs and expected output.
- UVM environment is automatically generated by embedding system verilog assertions into UVM templates generated by the tool.
- System verilog assertions are translated from natural language specifications provided in specs documents.

Supervisors Omaranasr@cu.edu.eg د. عمر نصر **Team members** آية رضا عثمان عبداللطيف aya.reda.osman@gmail.com سهيلة أكرم إبراهيم محمد عبدالحافظ sohila.akram.3@gmail.com عبدالرحمن صبري صادق إبراهيم aersabry@gmail.com عبدالرحمن محمد نورالدين حمزة noureldeenabdulrahman@gmail.com عبدالعزيز محمد جمال الدين عبدالصمد abdelazizmohammad12@gmail.com عبدالله سعيد ربيع طه abdallahelkssas104@gmail.com Siemens EDA **Sponsers Funding Source** N/A **Project Budget** Less than 1,000 EGP

Project Code	Project Title
6	Automatic Generation of SystemVerilog Assertions for Verification of Safety Mechanisms

Safety-Critical Applications are a major focus in the automotive industry. Ensuring that a digital circuit is working and functioning correctly when there is an issue with some nodes in the design is what makes a safe design.

The purpose of this project is to implement different safety mechanisms: parity checking, replication and duplication techniques, and validate the safety mechanisms using System Verilog Assertions and UVM to make sure that target faults are being detected.

The final stage will be to automatically generate assertions to be injected into the safe RTL and to automatically generate testbench to be used in the functional verification.

د.ياسمين فهمي	yasfahmy@hotmail.com
Team members	
علياء محمد عبد العاطى بكر	alyaa.bakr00@eng-st.cu.edu.eg
عمر احمد سعد على حمدى السكرى	omar.elsokkary99@eng-st.cu.edu.eg
عمر ايمن احمد نصر العيسوى	Omar.nasr00@eng-st.cu.edu.eg
محمد ياسر محمد علي الطواب	mohamed.ali998@eng-st.cu.edu.eg
مريم عمرو يوسف الحطاب	mariam.youssef00@eng-st.cu.edu.eg
يمني احمد محمد عبد الله	yomna.abdallah00@eng-st.cu.edu.eg
Sponsers	Siemens EDA
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title
7	Cloud Connected On-chip Analytics Subsystem Design IP
Abstract	

design on-chip monitors (analytics subsystem) to capture SoC design self-test data and convert that into Meta data format and store in System memory. The system memory will be cloud connected for descriptive analytics, anomaly detection and adversarial defences.

A Dashboard of the SoC will show different analytics related to components of the SoC design including health and security status of each component.

Supervisors omaranasr@eng.cu.edu.eg د. عمر نصر **Team members** عبدالرحمن احمد عواد محمود abdulrahman.awaad1@gmail.com يوسف خالد السيد عبدالله youssef.abd-allah00@eng-st.cu.edu.eg مصطفى خيري عبدالهادي محمد mmostafa.elkhaldy@gmail.com جون صابر عبدالله شفيق johnsaber919@gmail.com ميار وائل كمال عبدالرحمن mayar.hewdy@gmail.com رنا علاء الدين حسن على ranaalaahassan99@gmail.com Siemens EDA Sponsers **Funding Source** Siemens EDA **Project Budget** Between 5,000-10,000 EGP

Project Code	Project Title
8	MIPI D-PHY Design and Verification

MIPI D-PHY is designed for transmission and reception of video or pixel data for camera and display interfaces.

Our target will be to implement RTL for transmitter D-PHY that supports HS (High Speed) burst, ULPS (Ultra-Low Power State), LPDT (Low Power Data Transmission), Trigger operations. It will be an all-digital implementation with maximum data rate 500 Mbps.

We will also work on developing a verification plan for these requirements then implementing a UVM-PY environment using python and UVM environment using system verilog to test and cover that all the requirements are functioning properly.

د. كريم اسامه	karim@eng.cu.edu.eg
Team members	
محمد محمود محمد ابراهيم الفقي	mohamed.elfeki00@eng-st.cu.edu.eg
مصطفي خالد فاروق عبد الشافي	mostafa.alshafi00@eng-st.cu.edu.eg
مروان رمزي محمد عريف	marwan.areif00@eng-st.cu.edu.eg
شريف عمر بخيت فراج	sherif.farag99@eng-st.cu.edu.eg
كريم السعيد عبد الحافظ ابو الغيط	kareem.elhafez00@eng-st.cu.edu.eg
شهاب محمد احمد محمد	shehab.mohamed001@eng-st.cu.edu.eg
Sponsers	MIXEL-EGYPT
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title
9	Verification of an openHMC Controller IP

In digital IC field, at each stage in the design cycle such as specification, coding, synthesis, manufacturing, the cost of fixing a bug goes up by a factor of 10. The purpose of a verification engineer is to make sure the design accomplishes its task successfully without any bugs. In our project, we start by creating a verification plan after reading the documentations of the design and list all its features and functionality. Perform functional verification by using self-checking testbenches for all different scenarios then report the coverage. The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs. It's derived mainly from the Open Verification Methodology (OVM). We will build a UVM testing environment architecture using SystemVerilog HVL language going through development and debugging phases till we achieve complete coverage. Hence our project is implementing a UVM environment for the OpenHMC (Hybrid Memory Cube) Controller which is a focal point.

•	
د. إبراهيم قمر	Ibrqamar@gmail.com
Team members	
محمد حسام عثمان يسن	mohamed.yassen99@eng-st.cu.edu.eg
على ماهر عبد السلام نبيه	ali.nabeh00@eng-st.cu.edu.eg
رحمة حمدى عبد الله عبد اللطيف	rahma.abdulatef00@eng-st.cu.edu.eg
ندى عثمان محمد بركات الحمراوي	nada.elhamrawy00@eng-st.cu.edu.eg
محمود موسی جاد موسی	Mahmoud.maousa99@eng-st.cu.edu.eg
محمد أحمد طه السيد	mohamed.sayed01@eng-st.cu.edu.eg
علاء ربيع سالم على	alaa.ali99@eng-st.cu.edu.eg
Sponsers	Si-Vision
Funding Source	Si-Vision
Project Budget	Between 5,000-10,000 EGP

Project Code	Project Title
10	Deep Learning in Covert Communication: Hardware Trojan Detection
Abstract	

Data leakage is an important problem in digital information security, and one of the ways that data can be leaked is through hardware trojan technologies. In this project we are going to use deep learning techniques in an attempt to detect possible data leakage done through hardware trojans, and find ways to counteract it.

hassanmostafahassan@gmail.com
mohamad.atef.rabiee@gmail.com
omnia2473@gmail.com
reeeemm.88@gmail.com
Nancyelshaier2001@gmail.com
nessmakandil137@gmail.com
SeamlessWaves
N/A
Less than 1,000 EGP

Project Code	Project Title
11	A massive MIMO digital beamforming mmWave Transmitter for 5G
I .	

TX Digital Beamforming: The beamforming system operates to allow the combination of the multiple channels

through different phase shifters to construct a beam that directs a signal within air to create a spatial multiplexing. To create a higher precision with limited phase errors, digital beamforming is chosen to allow

higher precisions and direct conversion of RF to bits. The digital back-end development include a digital phase

shifter followed by an interpolation filter for up sampling followed by digital up conversion (Used only in case

of BP sigma delta) and finally a digital sigma delta

Supervisors	
د. حسن مصطفی	hassanmostafahassan@gmail.com
د. حسن مصطفی د.حسن أبوشادي	
Team members	
زياد طارق الصفصافي ابراهيم	ziadtarek795@gmail.com
أحمد محمد شريف حامد شلقامي	ahmedsherifhamid@gmail.com
أحمد محمد محمد السيد سلمان	Ahmed.Elsayed09990@gmail.com
أحمد محمد سيد عواد	Ahmadm.awwad26@gmail.com
ياسمين يسري صادق عثمان على	Yasminyosri99@gmail.com
Sponsers	spectrum, Egypt / Seamless Waves, France/OneLab
Funding Source	N/A
Project Budget	Between 1,000-5,000 EGP

Project Code		Project Title
12	5G Technology hardware	e implementation and integration (Digital Design)
Abstract		
5g hardware implem	entation with additional peri	pherals
Supervisors		
	د. حسن مصط	hassanmostafahassan@gmail.com
Team members		
ور منصور		
1 6	احمد سامح عبدالصبو	Ahmedsameh2197@gmail.com
טאט	احمد سامح عبدالصبو احمد شريف سيد ً	Ahmedsameh2197@gmail.com ahmadsherifk26@gmail.com
ريم حناوي	احمد شريف سيد	ahmadsherifk26@gmail.com
ريم حناوي منعم سلام	احمد شريف سيد ُ بسنت عاطف جاد الكر	ahmadsherifk26@gmail.com basantatef6@gmail.com
ريم حناوي منعم سلام د شعلان	احمد شريف سيد ُ بسنت عاطف جاد الكر عبدالمنعم احمد عبدالم	ahmadsherifk26@gmail.com basantatef6@gmail.com monemsallam48@gmail.com Monamansour241@gmail.com
ريم حناوي منعم سلام	احمد شريف سيد ُ بسنت عاطف جاد الكر عبدالمنعم احمد عبدالم	ahmadsherifk26@gmail.com basantatef6@gmail.com monemsallam48@gmail.com

Between 1,000-5,000 EGP

Project Budget

.bstract he target of this project is	Low Power NB-LTE Transceiver Design (Downlink Receiver)
he target of this project is	
volution (NB-LTE). NB-LTE i nternet-Of-Things) applica	is a new cellular technology introduced in 3GPP Release 13 to support IO
nternet-or-mings) applica	ICIOTIS.

Su	pe	r۷	isc	rs

د. عمر نصر	omar.nasr@si-vision.com
Team members	
عمر صلاح حسين النجار	omarel.najjar19@gmail.com
كيرلس نشأت نجيب دميان	kerellosnashaat@gmail.com
محمد ايمن السيد محمود السيد	mohamed.ayman.elsayed22@gmail.com
لبنى احمد اسماعيل درويش	lobnaahmed03@gmail.com
عمر صلاح الدين احمد قنديل	osalah.2023@gmail.com
محمد هشام محمد عبد المنعم	mohamed.hesham5080@gmail.com
Sponsers	Si-Vision
Funding Source	Si-Vision company
Project Budget	More than 10,000 EGP

Project Code	Project Title
14	Secure Patient Data Management Platform using Blockchain Technology

Currently, Egypt uses traditional methods to manage patient data management. So, to follow up the digitalization methods developed to

make it easier to deal with and sharing the data between authorities.

We aim to digitalize the data and protect it from tampering or lost, and share it in a secure way without affecting patient's privacy.

And we are willing to implement that project using the blockchain technology, as it can provide the decentralization method to store data, also easily exchange that data and prevent third parties from manipulating that data.

Supervisors	
د. أحمد خطاب	akhattab@eng.cu.edu.eg
Team members	
تغريد ابراهيم السيد الغمراوى	taghreedghamrawy132@gmail.com
حبيبه محمد عبد العزيز عامر	habibaamer47@gmail.com
اسامه محمد محمود محمد	Engosamamohamed20@gmail.com
مريم محمد سيد محمد	Mohamedmariam266@gmail.com
هایدی ابراهیم ابوالفتوح محمد	Ihaidoo3@gmail.com
Sponsers	N/A
Funding Source	N/A
Project Budget	Between 5,000-10,000 EGP

Project Code	Project Title
15	Master Information Block Decoding for NR Technology

The NR modem includes many basic building blocks such as the carrier scanning, cell selection, physical channels decoding, measurements, and more. In this project, although we consider a system on chip solution, we focus on only one building block within the NR modem. For simplicity, we will treat this building block as a complete independent processor despite that fact that it is one gear in the whole NR system. This processor is basically the full decoding chain for the Physical Broadcast Channel (PBCH) that carries the important Master Information Block (MIB)

د. حسن مصطفی	hassanmostafahassan@gmail.com
Team members	
مصطفى محمود عبدالقادر محمد	abdelkader.mostafa33@gmail.com
نادر عاطف لبيب الشافعي	naderatef13@gmail.com
كريم أحمد ثابت عبدالرحيم	kareemthabet630@gmail.com
ايمن محمد هلال ابو زيد	aymanhelal261199@gmail.com
سندس طارق شبانة	sondosshabana1@gmail.com
رحمة علي محمود مجدي	rahma.aly.75@gmail.com
Sponsers	STMicroelectronics
Funding Source	ONE lab
Project Budget	More than 10,000 EGP

Project Code	Project Title
16	Admission Control and resource allocation in 5G core slicing network

The proposed scope is designing an Admission Control (AC) mechanism is needed to decide the acceptance of the slice request, considering the support of QoS requirements as well as the availability of physical resources, and also a Resource Allocation mechanism (RAM) allocates the resources for the request on the network nodes aiming to achieve the minimum the network resource utilization.

د. أحمد خطاب	akhattab@eng.cu.edu.eg
Team members	
ريم محسن محمد علي	reem.ali00@eng-st.cu.edu.eg
مي طارق علي محمد	mai.mohamed001@eng-st.cu.edu.eg
منار سمير بشير عبد العزيز	manar.abdulaziz99@eng-st.cu.edu.eg
خالد جمال صابر حسانين	Khaled.hasaneen99@eng-st.cu.edu.eg
خالد عاطف سعد عبد العاطي	Khaled. Abdelaty 00@eng-st.cu.edu.eg
مصطفى جمال علي حماد	mostafa.hamad00@eng-st.cu.edu.eg
Sponsers	Orange
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title	
17	RTL Design and Verification for MIPI D-PHY Transmitter	
Abstract		
This is a project to design Medothology) with Pytho	-	HY Transmitter using UVM (Univeral Verification
Supervisors		
•	د. کریم	karim@eng.cu.edu.eg
اسامه	د. کریم	karim@eng.cu.edu.eg
اسامه Team members	د. کریم مروان رمزي م	karim@eng.cu.edu.eg marwan.areif00@eng-st.cu.edu.eg
اسامه Feam members حمد عریف	مروان رمزي م	
اسامه Feam members حمد عريف روق عبد الشافي		marwan.areif00@eng-st.cu.edu.eg
اسامه Feam members حمد عريف روق عبد الشافي لحافظ أبو الغيط	مروان رمزي م مصطفي خالد فار	marwan.areif00@eng-st.cu.edu.eg mostafa.alshafi00@eng-st.cu.edu.eg
اسامه Team members حمد عريف روق عبد الشافي لحافظ أبو الغيط خيت فراج	مروان رمزي م مصطفي خالد فار كريم السعيد عبد ا	marwan.areif00@eng-st.cu.edu.eg mostafa.alshafi00@eng-st.cu.edu.eg kareem.elhafez00@eng-st.cu.edu.eg

Sponsers

Funding Source

Project Budget

MIXEL EGYPT

N/A

Less than 1,000 EGP

Project Code	Project Title
18	Fault Simulation Framework using PyUVM

Fault Simulation is a critical topic in the industry of electronics as it helps us expect the behavior of ICs to defects or long-time usage after manufacturing. In this paper we introduce a complete fault simulation solution built using PyUVM that creates an environment capable of injecting the design with faults and monitoring the behavior of the nodes of interest and hence recognize any change to the intended functional behavior of the design under test

د. حنان کمال	Hanan.ak2612@gmail.com
Team members	
محمد احمد العدوي محمد	mohamed.mohamed014@eng-st.cu.edu.eg
عمر حسام الدين فتحي علي	omar.ali995@eng-st.cu.edu.eg
ميشيل صفوت صهيون معوض	Micheal.Moawad99@eng-st.cu.edu.eg
مينا حنا فايز	mina.wahba00@eng-st.cu.edu.eg
محمد احمد محمد الشافعي	named.elshafie00@eng-st.cu.edu.eg Message #ger
محمد احمد محمد ابو سعدة	Muhammad.muhammad00@eng-st.cu.edu.eg
Sponsers	Siemens EDA Digital Industry
Funding Source	Siemens EDA Digital Industry
Project Budget	More than 10,000 EGP

Project Code	Project Title
19	Wireless Jamming Detection Using Deep Learning

Wireless communication systems are vulnerable to jamming attacks, which can disrupt the reliable transmission of information. This project proposes an approach to detect the presence of jamming attacks at the receiver using deep learning techniques. The project focuses on utilizing architectures such as Long Short-Term Memory (LSTM) and Convolutional Neural Networks (CNN) to accurately identify jamming signals.

The project investigates the performance of the deep learning models under various circumstances. Factors such as the distance between the transmitter/jammer and the receiver, the jamming power, and different types of jamming are considered. By measuring the accuracies of the models in different scenarios, the project aims to provide insights into the robustness of the proposed detection system.

To evaluate the effectiveness of the models, the project compares their performance using both real-world data and generated data. By examining how the models perform on real data, collected from practical jamming scenarios, and generated data, the project aims to assess the models' ability to generalize and adapt to unseen situations.

The results of this project have the potential to contribute to the development of reliable and efficient jamming detection systems for wireless communication networks. By leveraging deep learning architectures and comprehensive evaluations, the proposed approach offers promising prospects for enhancing the security and resilience of wireless systems against jamming attacks.

Supervisors			
د. حسن مصطفی	hassanmostafahassan@gmail.com		
Team members			
محمد عاطف ربيع	mohamed.hussein00@eng-st.cu.edu.eg		
Reem.sarnagawy98@eng-st.cu.edu. ريم عبد الفتاح عبد العزيز			
نانسي خالد فاروق عبد الحميد الشاعر	nancy.elshaier01@eng-st.cu.edu.eg		
omnia.ali00@eng-st.cu.ed امنية مصطفی محمد			
نسمة جابر ابراهيم قنديل	nessma.kandil01@eng-st.cu.edu.eg		
Sponsers	Seamless Waves		
Funding Source	N/A		
Project Budget	Less than 1,000 EGP		

Project Code	Project Title
20	Low Power NB-LTE Transceiver Design

The target of this project is to implement low power transceiver for the Narrow Band Long Term Evolution (NB-LTE). NB-LTE is a new cellular technology introduced in 3GPP Release 13 to support IOT (Internet-Of-Things) applications. The main goal is to design the Physical Layer chain of the LTE Rel.14 that targets the NB-LTE.

د. حسام فهمي	hossam.fahmy@eng.cu.edu.eg		
Team members			
عمر ايمن عبدالمتعال عبدالحليم	Omar.Halim00@eng-st.cu.edu.eg		
عمرو مجدى ابراهيم عبد الغني	amr.abdelghany00@eng-st.cu.edu.eg		
mohamed.ahmed005@eng-st.c			
محمد عادل كامل سيد	mohamed.sayed002@eng-st.cu.edu.eg		
محمد طارق عبد الله كامل	mohamed.kamel001@eng-st.cu.edu.eg		
محمد طارق محمد حسن	mohamed.hassan01@eng-st.cu.edu.eg		
Sponsers	Si-Vision		
Funding Source	Si-Vision with tools		
Project Budget	Less than 1,000 EGP		

Project Code	Project Title
21	Implement of CNN for crowd detection through high bandwidth memory interface

We aim to design and implement a high-speed memory interface unit that can keep up with the processor's speed and decrease power consumption. To improve the efficiency of crowd surveillance systems, reduce energy consumption, and improve the accuracy of identifying Covid-19 susceptible individuals. We will also explore the potential applications of CNN video processing in various industries, further improving machine technical skills that require video processing.

د. احمد حسين	ahmed.hussien60@gmail.com		
د. عبد الرحمن أبو طالب			
Team members			
اكرم محمد عبدالعاطى السيد	akram.elsaied15@eng-st.cu.edu.eg		
ايمان عزت عواد بدوي	eman.badawy00@eng-st.cu.edu.eg		
اية احمد عبدالرحمن مصطفى	ayaahmed20018414@gmail.com		
حسام معتز حسام شوشة	Hossam.shousha01@eng-st.cu.edu.eg		
رومانی صبحي صادق فهيم	Romany.fahim00@eng-st.cu.edu.eg		
منة عبدالقادر جاد الكريم سليم	menna.elkarim99@eng-st.cu.edu.eg		
Sponsers	N/A		
Funding Source	N/A		
Project Budget	Less than 1,000 EGP		

Project Code	Project Title	
22	Single-Diode Photovoltaic (PV) System Control Design	

Solar power is a renewable method of generating electricity that converts energy from the sun into usable electrical energy. Solar panels are typically installed on buildings or concentrated in solar farms to facilitate the conversion of the sun's radiation into electrical energy. Photovoltaic (PV) cells within a solar panel convert sunlight into direct current (DC) electricity. Once the conversion process is complete, the electricity can be used, fed into the power grid, or stored in a battery. The optimal utilization of photovoltaic (PV) systems occurs at the maximum power point (MPP), which is influenced by fluctuations in solar irradiation and temperature. To maximize the power output of a photovoltaic (PV) panel, an MPPT (maximum power point tracking) algorithm is utilized. One commonly used MPPT control algorithm is Perturb and Observe (P&O). This algorithm adjusts the operating point of the solar panel based on variations in solar irradiation and temperature. The P&O control algorithm has undergone testing and verification through MATLAB simulations in various case studies that involved different levels of irradiation and temperatures. Moreover, a PV array was implemented and tested to verify the feasibility of the P&O control scheme. The results demonstrate consistency between the simulation and the hardware implementation.

Supervisors				
د. مينا ايليا	meena_girgis@eng.cu.edu.eg			
Team members				
سامح ايمن سعد العجمي	Sameh.elagamy99@eng-st.cu.edu.eg			
سامح ايمن سعد العجمي كيرلس محروس بشري جاد	Kerollos.Gad98@eng-st.cu.edu.eg			
محمد سيد سمير عبد الحميد	mohamed.abdelhameed94@eng-st.cu.edu.eg			
Sponsers	N/A			
Funding Source	Self-financing			
Project Budget	Between 1,000-5,000 EGP			

Project Code	Project Title
23	AUTOSAR CAN Communication Stack

Implementation of 4 modules in CAN Stack based on AUTOSAR version 4.3.1:

- 1) Can Driver (MCAL): Responsible for configuring the hardware (filtering and accepting messages in memory hardware).
- 2) CanIF (ECUAL): Responsible for mapping each L-Pdu to specific mailbox(s).
- 3) PduR (Service layer): Responsible for routing the I-Pdus according to their IDs to specific communication modules (Can,LIN, FlexRay,...etc)
- 4) Comm (Service layer):

Responsible for packing signals into Pdus and pass them from RTE layer to PduR, and unpacking Pdus into signals bits and pass them to RTE

د. عمر نصر	omaranasr@cu.edu.eg		
Team members			
عمر عادل احمد خضر	omar.Khedr14@eng-st.cu.edu.eg		
شيماء محمود الساعدي سيف	shimaa.elsaadi00@eng-st.cu.edu.eg		
Mohamed.mohamed009@eng-st.cu.e			
omar.ahmed002@eng-st.cu.ed عمر أحمد مصطفى الشيمي			
ندی محمد حسن محرم	nada.moharram01@eng-st.cu.edu.eg		
احمد عبدالحميد شكري جنينة	ahmed.genina00@eng-st.cu.edu.eg		
Sponsers	Brightskies		
Funding Source	Brightskies		
Project Budget	Between 5,000-10,000 EGP		

Project Code	Project Title
24	Auto Braking System (ABS) designed for collision avoidance through the PreScan simulation program.

Collaborated with team colleagues to design and implement the system's hardware and software components, including Discovery Board STM32f429, Raspberry PI 3, MCP2515, MCP2551, Radar Sensors, and Webcam.

Implemented an auto braking system algorithm using C programming language, tested using many PreScan scenarios and Simulink, achieving a high accuracy rate in detecting and responding to potential collisions. The main objective of the algorithm is the instantaneous computation of Time-to-Collision (TTC) for potential collision only from the motion information captured with the vehicle's Radars.

Improved the algorithm by adding a Lane change feature, depending on the Time-to-Collision factor the system either provides a warning to the driver when there is an imminent collision or takes action autonomously without any driver input (by braking or steering or both).

Designed CAN communication protocol between the discovery board and Raspberry PI using MCP2515 and MCP 2551.

Implemented a camera-based system using the Raspberry Pi and computer vision techniques to detect car owner drowsiness and distraction. The algorithm is developed using OpenCV and Python, which analyzed the driver's facial expressions and head movements to determine their level of alertness and attention.

Identified and resolved several technical challenges during the development process, including improving the system's accuracy and reducing its response time by using RTOS to split the algorithm

c.			.:.	_		
31		rv	ıĸ	()	rς	

Supervisors		
omaranasr@cu.edu.eg		
Team members		
احمد سعيد عبد الرؤف احمد	ahmed.ahmed006@eng-st.cu.edu.eg	
أمنية عاطف محي الدين حسين	omneiia.eldein00@eng-st.cu.edu.eg	
hassan.sayed00@eng-st.cu.edu		
doaa.mobark00@eng-st.cu.edu.		
منة الله جمال عيد محمد	menna.eid98@eng-st.cu.edu.eg	
اميرة شريف كامل محمد	amira.mohammed00@eng-st.cu.edu.eg	
Sponsers	Swift Act	
Funding Source	Swift Act	
Project Budget	Between 5,000-10,000 EGP	

Project Code	Project Title	
25	Application Specific Deep Learning Accelerator (ASDLA meister)	
Abstract		
The project aims to imp automatically using spe		f conventional neural network of any architecture
Supervisors		
Supervisors مامه	د. کریم ام	karim@eng.cu.edu.eg
ىامە	د. کریم اس	karim@eng.cu.edu.eg
مامه Team members		
مامه Team members الجيد عبدالله	محمود حسين عبدا	mahmoud.abdallah00@eng-st.cu.edu.eg
مامه Team members الجيد عبدالله دالعزيز عباس	محمود حسين عبدا مصطفى وسيم عبد	mahmoud.abdallah00@eng-st.cu.edu.eg moustafa.abass00@eng-st.cu.edu.eg
مامه Team members الجيد عبدالله العزيز عباس لسلام حسن	محمود حسین عبدا مصطفی وسیم عبد محمود سامی عبدا	mahmoud.abdallah00@eng-st.cu.edu.eg moustafa.abass00@eng-st.cu.edu.eg mahmoud.hassan001@eng-st.cu.edu.eg
مامه Team members الجيد عبدالله العزيز عباس لسلام حسن	محمود حسین عبدا مصطفی وسیم عبد محمود سامی عبدا محمد هانی مح	mahmoud.abdallah00@eng-st.cu.edu.eg moustafa.abass00@eng-st.cu.edu.eg mahmoud.hassan001@eng-st.cu.edu.eg mohamed.saleh00@eng-st.cu.edu.eg
مامه Team members الجيد عبدالله العزيز عباس لسلام حسن	محمود حسین عبدا مصطفی وسیم عبد محمود سامی عبدا	mahmoud.abdallah00@eng-st.cu.edu.eg moustafa.abass00@eng-st.cu.edu.eg mahmoud.hassan001@eng-st.cu.edu.eg
مامه Team members الجيد عبدالله العزيز عباس لسلام حسن	محمود حسین عبدا مصطفی وسیم عبد محمود سامی عبدا محمد هانی مح	mahmoud.abdallah00@eng-st.cu.edu.eg moustafa.abass00@eng-st.cu.edu.eg mahmoud.hassan001@eng-st.cu.edu.eg mohamed.saleh00@eng-st.cu.edu.eg

Less than 1,000 EGP

Project Budget

Project Code	Project Title
26	A Digital Implementation for a ZigBee Transceiver
I _	

a digital implementation for the PHY Layer in the IEEE Standard for Low-Rate Wireless Networks (802.15.4) which ZigBee standard is based on , thus we are designing a low power ,low rate transmitter and receiver following the requirements provided in the IEEE standard

-	
د.ياسمين فهمى	yasfahmy@eng.cu.edu.eg
Team members	
نبيل ياسر نبيل محمد	nabil.mohammed01@eng-st.cu.edu.eg
مريم مجدي محمود محمد	maryam.mohammed00@eng-st.cu.edu.eg
مريم احمد فاروق مرس <i>ي</i>	mariem.morsy26@eng-st.cu.edu.eg
يوسف اسماعيل محمد توفيق	youseef.tawfik00@eng-st.cu.edu.eg
محمود محمد السيد عبد العلى	mahmoud.elaliy99@eng-st.cu.edu.eg
ايهاب مصطفي فرغلي صالح	ehab.saleh00@eng-st.cu.edu.eg
Sponsers	Si-Vision
Funding Source	Si-Vision (CAD) and FECU (FPGA)
Project Budget	Less than 1,000 EGP

Project Code	Project Title
27	RISC-V based Microcontroller for Smart Utility Meters

This project focuses on the development of a RISC-V-based microcontroller tailored for smart utility meters. Leveraging the open-source RTL (Register Transfer Level) design of the PULPino microcontroller from the PULP platform, we embarked on enhancing its functionality by integrating additional peripherals and a dedicated hardware accelerator for security purposes. Our hardware accelerator, named AEGIS, is based on the Advanced Encryption Standard (AES), providing robust encryption capabilities to safeguard sensitive data within the utility meters.

To support the expanded functionality, two hard macros memories, one for data and another for instructions, were integrated into the design. The modified RTL underwent a comprehensive ASIC (Application-Specific Integrated Circuit) design flow, encompassing synthesis, placement, and routing stages. This process ensured the efficient transformation of the design into a Gate-Level Description (GDS II) representation, which is the standard format for manufacturing integrated circuits.

To verify the functionality and performance of the designed microcontroller, we implemented it on a Field-Programmable Gate Array (FPGA) platform. The FPGA-based testing allowed us to assess the microcontroller's operation and evaluate its ability to handle the intended tasks effectively. Through extensive testing and analysis, we confirmed the successful integration of the peripherals, the secure hardware accelerator, and the memory modules within the microcontroller.

Supervisors	
د. سراج الدين حبيب	serag@eng.cu.edu.eg
Team members	
مؤمن علاءالدين عبدالقادر عبدالقوي	mo'men.al-kawee01@eng-st.cu.edu.eg
أسامة علي محمد رشوان	osama.rshwan00@eng-st.cu.edu.eg
حياه جمال عبدالهادي شريف	hayat.shrief00@eng-st.cu.edu.eg
محمد سيد حسين سيد	mohamed.sayed991@eng-st.cu.edu.eg
يارا محمود أحمد علي	yara.khalaf00@eng-st.cu.edu.eg
Sponsers	EOIP company
Funding Source	EOIP company
Project Budget	Between 5,000-10,000 EGP

Project Code	Project Title
28	Smart vertical farming

The project is a smart vertical farm that is divided into the following:

1-Vertical farming is the practice of growing crops in vertically stacked layers. It often incorporates controlled-environment agriculture, which aims to

optimize plant growth, and soilless farming techniques such as hydroponics, aquaponics, and aeroponics. Some common choices of structures to

house vertical farming systems include buildings, shipping containers, tunnels, and abandoned mine shafts. As of 2020, there is the equivalent of

about 30 ha (74 acres) of operational vertical farmland in the world.

2- Hydroponics is a type of horticulture and a subset of hydroculture that involves growing plants, usually crops or medicinal plants, without soil, by

using water-based mineral nutrient solutions in aqueous solvents. Terrestrial or aquatic plants may grow with their roots exposed to the nutritious

liquid. In addition, the roots may be mechanically supported by an inert medium such as perlite, gravel, or other substrates

3-- artificial intelligence

We use artificial intelligence techniques to identify plants and their condition, and to notice diseases that may appear in these plants through deep

learning algorithms

.4-- Robots use a robotic arm that is able to move between different floors and carry out traditional farming tasks

Supervisors	
د. عمر نصر	omaranasr@eng.cu.edu.eg
Team members	
احمد صبری علی محمد علی	ahmed.ali007@eng-st.cu.edu.eg
احمد أشرف محمد عبدالحفيظ	ahmed.abdelhafeez01@eng-st.cu.edu.eg
احمد طارق احمد عبدالوهاب خليفه	ahmed.abdelwahab001@eng-st.cu.edu.eg
احمد عبدالجليل محمود السيد	ahmed.essonoutty00@eng-st.cu.edu.eg
طه عبدالفتاح كمال عبداللطيف	taha.abdellatif00@eng-st.cu.edu.eg
تقى محسن محمد عبدالصمد	toka.abdelsamad98@eng-st.cu.edu.eg
Sponsers	N/A
Funding Source	أكاديمية البحث العلمي و التكنولوجيا
Project Budget	More than 10,000 EGP

Project Code	Project Title
29	Design of Power-Efficient Capacitance to Digital Converter.

Supervisors

Sponsers

Funding Source

Project Budget

Capacitance sensors are widely used to measure various physical quantities, including position, pressure, and concentration of certain chemicals. The main task of a capacitive sensor electronic interface is to convert the variable capacitance into an electrical signal (voltage, current, charge), followed by a form of analog-to-digital conversion. Capacitive sensor interfaces have an inherent energy benefit because they do not draw static current, unlike resistive sensors. However, a capacitive-sensor interfacing circuit could dominate system power, and hence there is continuous demand for energy-efficient capacitance-to-digital converter (CDC). In this project, we have utilized zoom architecture with SAR and time domain delta sigma to achieve the best compromise between energy and resolution in delivering an energy-efficient CDC.

د. محمد رفقی	refky.cu@gmail.com
Team members	
ايه طارق عبد الرازق	Aaya.elwhab00@eng-st.cu.edu.eg
أليس جورج لبيب	alice.korkar99@eng-st.cu.edu.eg
زياد <i>سيد شع</i> را <i>وي</i>	ziad.mostafa99@eng-st.cu.edu.eg
أحمد محمد توحيد(credit)	Ahmed. Elsayed 00@eng-st.cu.edu.eg
نور الدين خالد سعيد	Nour.seroui00@eng-st.cu.edu.eg

MEMS vision

N/A

Less than 1,000 EGP

Project Code	Project Title
30	FOTA (Firmware Over The Air)
A b atua at	

The Project is mainly targeting to upgrade the firmware of remote Hardware ECUs OTA (Over the air). The project is an initialization phase to create a portable, configurable platform to update remotely ECUs with different methods and Hardware.

FOTA is based on the wireless communication between the server which will have the updated firmware and the main control unit which is responsible for updating and installing of the firmware.

Supervisors د. نعمت عبد القادر nemat2468@eng.cu.edu.eg **Team members** يوسف حمدي حسن على عبدالله youssef.ali992@eng-st.cu.edu.eg شريف نبيل السيد سيد sherif.said00@eng-st.cu.edu.eg امينه عبدالفتاح ابو الهدي السيد omnia.elsayed10@eng-st.cu.edu.eg احمد سعيد حلمي الحفناوي ahmed.hefnawy05@eng-st.cu.edu.eg احمد محمد محوض ahmed.moawd31@eng-st.cu.edu.eg يوسف عادل عبدالمحسن youssef.abdelmohsen02@eng-st.cu.edu.eg N/A Sponsers N/A **Funding Source** Between 1,000-5,000 EGP **Project Budget**

Project Code	Project Title
31	Intra-Data Center Coherent Optical Links

Data traffic demand increases rapidly inside data centers across the world. The data rates coming to/getting out of one electrical switch chip in a data center can reach up to 25.6 Tb/s. Electrical links can not cope with such data rates for long distances, up to 10 Km, due to the limited bandwidth of copper cables. Therefore, optical communication links using fibers are the viable solution for transferring these huge data rates between switches inside data centers.

Simple intensity modulation optical links are used nowadays inside data centers. Such links can meet the stringent energy requirement while using a simple transmission/reception mechanism. Nevertheless, the future prediction of traffic demands inside data centers indicates that intensity

Nevertheless, the future prediction of traffic demands inside data centers indicates that intensity modulation optical links would not be sufficient anymore. More sophisticated, yet efficient, optical links, such as coherent optical links, will be required in near future.

the coherent optical link is already in-use in long-haul communications with distances reaching thousands of kilometers. Therefore, it requires complex signal processing techniques for properly modulating and demodulating the data streams which consume a lot of energy. However, the longest fiber connection inside a data center can rarely reach 10 Km. As a result, the complex signal processing required can be greatly simplified such that it consumes less energy.

This capstone project will focus on simulating and developing simple signal processing techniques to modulate/demodulate coherent optical links inside data centers.

Supervisors	
د.محمد المعتزبالله	maeb28490@gmail.com
Team members	·
استقلال شاك رياك كاى	estecklal.kai96@eng-st.cu.edu.eg
اندرو امجد عادل حنين	andrew.henen02@eng-st.cu.edu.eg
بیشوی اسامة سلیمان ناروز	bishoy.narouz98@eng-st.cu.edu.eg
ريميديا عاطف عوض الله موسى	remidia.mousa99@eng-st.cu.edu.eg
عمانوئيل اطوم ايواج دنيق	immanuel.deng18@eng-st.cu.edu.eg
محمد لمين محمد فال الشيخ	mohamed.vall99@eng-st.cu.edu.eg
Sponsers	N/A
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title
32	Advanced Driving Assistance System Using Embedded Linux
Abstract	

The project is about creating an Advanced Drivers Assistance System. And our aim is to create the system from the bottom up starting with the operating system which will be built on embedded Linux all the way up to the GUI and the Deep Learning models.

Supervisors د. نعمت عبد القادر nemat2468@eng.cu.edu.eg **Team members** احمد اسامه عبد المقصود على ahmed.ali00@eng-st.cu.edu.eg حسام على احمد محمد hussam.mohamed99@eng-st.cu.edu.eg عبد الرحمن محمد فريد ابراهيم حسني abdelrahman.ibrahim00@eng-st.cu.edu.eg عبدالرحمن يسرى فكرى محمد فوزى abdellrahman.mohamed02@eng-st.cu.edu.eg نور الدين محمد عبداللطيف محمد noureldin.mohamed00@eng-st.cu.edu.eg Sponsers Valeo N/A **Funding Source** Between 5,000-10,000 EGP **Project Budget**

Project Code	Project Title
33	FPGA implementation of optimized cache memory for coherence

Many devices need external memory when they deal with large data. As cache memory is a small and fast memory that stores frequently accessed data so we aim to implement a cache memory to optimize the speed and performance of the system.

In our project we implement two level caches (Level 1 cache has two caches) and apply cache coherence protocols (MSI,MESI) between them as they have significant impact on the performance of the shared -memory multiprocessor, then we do 3 experiments to calculate the total clock cycles taken in read and write operations in case of cache hit or cache miss to make sure that this cache memory achieve the required optimization.

Our proposed system is implemented on ZYBO System on-chip that supports RTL implementation on Artix-7 FPGA.

د. احمد حسین	ahmed.hussien60@gmail.com
د. عبد الرحمن أبو طالب	
Team members	
احمد محمد احمد	ahmed.ahmed009@eng-st.cu.edu.eg
مصطفي عبد التواب حسين صقر	mostafa.saqr00@eng-st.cu.edu.eg
شروق على على عبد المطلب	sherouk.motalb99@eng-st.cu.edu.eg
شروق عبد السلام عبد الكريم محي لدين	Shorouk.eldin99@eng-st.cu.edu.eg
شيماء محمد احمد عبده	Shaimaa.Abdo00@eng-st.cu.edu.eg
رحاب عبد المحسن سعيد دسوقي	rehab.desouki00@eng-st.cu.edu.eg
Sponsers	N/A
Funding Source	Supervisor
Project Budget	Between 1,000-5,000 EGP

Project Code	Project Title
34	Enhancing DDR4 and DDR3 Performance through Charge Cache Technique and matrix multiplication Integration for CNN

This project aims to improve the performance of DDR4 and DDR3 memory modules by implementing a charge cache technique and integrating convolutional neural network (CNN) applications. In this project, we propose a novel approach that leverages a charge cache technique to optimize data access and retrieval from DDR4 and DDR3 memory modules. By strategically managing charge storage and retrieval within the memory cells, we aim to reduce latency and increase the overall data transfer rate.

د. احمد حسین	ahmed.hussien60@gmail.com
د. عبد الرحمن أبو طالب	
Team members	•
محمود طارق محمود كيره	mahmoud.kira00@eng-st.cu.edu.eg
محمود عبدالباسط محمد حسين	mahmoud.hussein00@eng-st.cu.edu.eg
محمود احمد محمد محمود	mahmoud.mahmoud001@eng-st.cu.edu.eg
مصطفى محمد عبدالجيد هنداوى	Mustafa.muhammed01@eng-st.cu.edu.eg
محمود احمد محمد عبدالحليم	mahmoud.abdelhaliem@eng-st.cu.edu.eg
Sponsers	N/A
Funding Source	N/A
Project Budget	More than 10,000 EGP

Project Code	Project Title	
35	Hardware accelerator for deep learning inference	
Abstract		
Configure a Hw accelerator for DL inference using gemmini framework and do the digital Backend		

Configure a riw accelera	to 101 be interence using germinin transework and do the digital backend
flow (synthesis and pnr) to generate the GDSII files ready for silicon implementation.

Supervisors	
د. حسن مصطفی	hassanmostafahassan@gmail.com
د. حسن أبو شادي	
Team members	
أحمد علاء الدين فتحي محمود	ahmed.mah00@eng-st.cu.edu.eg
احمد محمود حسيني عطية	ahmed.atya99@eng-st.cu.edu.eg
اسلام ناصر محمود عبدالستار	eslam.abdelsatar00@eng-st.cu.edu.eg
حسن احمد حسن السمان	hassan.sman01@eng-st.cu.edu.eg
خالد خليفة عبد الحي سيد	khaled.khalifa00@eng-st.cu.edu.eg
عبدالنعيم عبدالباسط عبدالنعيم	abdelnaeem.ahmed00@eng-st.cu.edu.eg
Sponsers	Seamless Waves
Funding Source	N/A
Project Budget	Less than 1,000 EGP

Project Code	Project Title
36	Firmware Over The Air (FOTA)

The Project is mainly targeting to upgrade the firmware of remote Hardware ECUs OTA (Over the air). The project is an initialization phase to create a portable, configurable platform to update remotely ECUs with different methods and Hardware.

FOTA, or firmware over-the-air, is a technology that enables the operators of Internet-connected devices to perform upgrades of their firmware versions remotely and seamlessly, without the need of physical intervention into the device. The ability to refresh the operating system of connected assets is essential in keeping the devices secure, adding new functionalities and fixing bugs.

د. احمد حسین	Ahmed.Hussein60@gmail.com
Team members	
رانا على ابراهيم محمد	Rana.ali2779@gmail.com
رؤى أيمن فهمى	roaaaiman4@gmail.com
مصطفى هشام محمود محمد شوشه	mostafashousha109@gmail.com
أحمد شوقى حامد	ahmedshawkyelmihy@gmail.com
أحمد محمد حسنين	am1233815@gmail.com
Sponsers	N/A
Funding Source	N/A
Project Budget	Between 5,000-10,000 EGP

Project Code	Project Title
37	A 76-81 GHz FMCW Radar Transceiver

In the realm of automotive safety, radar plays a crucial role in collision avoidance and advanced driver assistance systems (ADAS). Radar sensors integrated into vehicles provide essential information about the surrounding environment, including the presence of other vehicles, pedestrians, and obstacles. In this work, different radar system models are investigated with the design and implementation of the RF front-end of frequency-modulated, continuous-wave (FMCW) radar transceiver (TRX) in 65-nm CMOS technology for a frequency range of 76–81-GHz. Direct conversion architecture is used with different implementations for each block are proposed to compare the different topologies.

<u> </u>	
د. احمد سمیر	asamir@cu.edu.eg
د.محمد المعتزبالله	
Team members	
بلال بدر محمود نور الدين	belal.dein00@eng-st.cu.edu.eg
ثابت حسين ثابت احمد	thabet.ahmed00@eng-st.cu.edu.eg
جورج وجيه فتحى فايق	george.fayk01@eng-st.cu.edu.eg
عبد الله عصام الدين حنفي عبد العظيم	abdullah.abd-azim00@eng-st.cu.edu.eg
نرمين محمد عبد العليم يسن	nermeen.yassin00@eng-st.cu.edu.eg
وحيد محمد احمد فازورة	waheed.fazora01@eng-st.cu.edu.eg
Sponsers	Analog Devices inc. (ADI)
Funding Source	N/A
Project Budget	Less than 1,000 EGP