
#### CS 61C:

Great Ideas in Computer Architecture

Lecture 11: RISC-V Processor Datapath

Krste Asanović & Randy Katz http://inst.eecs.berkeley.edu/~cs61c/fa17



#### State Required by RV32I ISA

Each instruction reads and updates this state during execution:

- Registers (x0..x31)

  Registers (x0.rxgfile) Reg holds 32 registers x 32 bits/register: Reg[0].. Reg[31]


  First register read specified by rs1 field in instruction


  Second register red specified by rs6 field in instruction


  Write register (destination) specified by rs6 field in instruction
- x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
  - Holds address of current instruction
- Memory (MEM)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
     We'll use separate memories for instructions (IMEM) and data (DMEM)
     Later we'll replace these with instruction and data acaches
     Instructions are read (fetched) from instruction memory (assume IMEM read-only)
     Load/store instructions access data memory

#### One-Instruction-Per-Cycle RISC-V Machine On every tick of the clock, the computer executes one instruction Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge clock Combinational Logic At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock DMEM


### Basic Phases of Instruction Execution 3. Execute 4. Memory 5. Register Write time








#### 





Implementing other R-Format instructions									
0000000	rs2	rs1	000	rd	0110011	ADD			
0100000	rs2	rs1	000	rd	0110011	SUB			
0000000	rs2	rs1	001	rd	0110011	SLL			
0000000	rs2	rs1	010	rd	0110011	SLT			
0000000	rs2	rs1	011	rd	0110011	SLTU			
0000000	rs2	rs1	100	rd	0110011	XOR			
0000000	rs2	rs1	101	rd	0110011	SRL			
0100000	rs2	rs1	101	rd	0110011	SRA			
0000000	rs2	rs1	110	rd	0110011	OR			
0000000	rs2	rs1	111	rd	0110011	AND			


 All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function

Implementing the <b>addi</b> instruction									
• RISC-V Assembly Instruction: addi x15,x1,-50									
31				6 0					
imm[11:0]	rs1 5	funct3	1 rd 5	opcode 7					
12	э	3	Э	1					
111111001110	00001	000	01111	0010011					
imm=-50	rs1=1	ADD	rd=15	OP-Imm					
10/3/17				12					































All RV32	Load	Inst	ructio	ns			
imm[11:0]	rs1	000	rd	0000011	LB		
imm[11:0]	rs1	001	rd	0000011	LH		
imm[11:0]	rs1	010	rd	0000011	LW		
imm[11:0]	rs1	100	rd	0000011	LBU		
imm[11:0]	rs1	101	rd	0000011	LHU		
funct3 field encodes size and signedness of load data							
<ul> <li>Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.</li> </ul>							




































# Administrivia (2/2) • Project 1 has been released - Part 1 is due next Monday - Project Party in Cory 293 on Wednesday 7-9pm (possibly later if needed) • Homework 2 is due this Friday at 11:59pm - Will help to do this before the project! • No Guerrilla Session this week—will start up again next Tuesday























## Implementing jal Instruction | 31 | 30 | 21 | 20 | 19 | 12 11 | 7 6 | 0 | | $\overline{\text{imm}[20]} | \overline{\text{imm}[10:1]} | \overline{\text{imm}[11]} | \overline{\text{imm}[19:12]} | \overline{\text{rd}} | \overline{\text{opcode}} | | 1 | 10 | 1 | 8 | 5 | 7 | | offset[20:1] | 8 | 5 | 7 | | dest | JAL | • JAL saves PC+4 in Reg[rd] (the return address) • Set PC = PC + offset (PC-relative jump) • Target somewhere within <math>\pm 2^{19}$ locations, 2 bytes apart $-\pm 2^{18}$ 32-bit instructions • Immediate encoding optimized similarly to branch instruction to reduce hardware cost







#### And in Conclusion, ...

- Universal datapath
  - Capable of executing all RISC-V instructions in one cycle each
  - Not all units (hardware) used by all instructions
- 5 Phases of execution
  - IF, ID, EX, MEM, WB
  - Not all instructions are active in all phases
- Controller specifies how to execute instructions
  - what new instructions can be added with just most control?

CS 61c

40