

CS 61C:
Great Ideas in Computer Architecture

Lecture 11: *RISC-V Processor Datapath*

Krste Asanović & Randy Katz

<http://inst.eecs.berkeley.edu/~cs61c/fa17>

Recap: Complete RV32I ISA

imm[31:12]	rd	0010011	LDI	0000000	absent	rs1	000	rd	0010011	SLI
imm[31:12]	rd	0010111	LDH	0000000	absent	rs1	100	rd	0010111	SLH
imm[31:12]	rd	1001111	JAL	0000000	absent	rs1	100	rd	0010011	SHL
imm[31:12]	rd	1001111	JALR	0000000	absent	rs1	100	rd	0010011	SHL
imm[31:12]	rd	000	ADD	0000000	rs2	rs1	000	rd	0010011	ADD
imm[31:12]	rd	000	ADDI	0000000	rs2	rs1	000	rd	0010011	ADDI
imm[31:12]	rd	001	AND	0000000	rs2	rs1	000	rd	0010011	AND
imm[31:12]	rd	001	ANDI	0000000	rs2	rs1	000	rd	0010011	ANDI
imm[31:12]	rd	010	OR	0000000	rs2	rs1	000	rd	0010011	OR
imm[31:12]	rd	010	ORI	0000000	rs2	rs1	000	rd	0010011	ORI
imm[31:12]	rd	011	XOR	0000000	rs2	rs1	000	rd	0010011	XOR
imm[31:12]	rd	011	XORI	0000000	rs2	rs1	000	rd	0010011	XORI
imm[31:12]	rd	100	SLL	0000000	rs2	rs1	000	rd	0010011	SLL
imm[31:12]	rd	100	SLLI	0000000	rs2	rs1	000	rd	0010011	SLLI
imm[31:12]	rd	101	SR	0000000	rs2	rs1	000	rd	0010011	SR
imm[31:12]	rd	101	SRI	0000000	rs2	rs1	000	rd	0010011	SRI
imm[31:12]	rd	110	SLT	0000000	rs2	rs1	000	rd	0010011	SLT
imm[31:12]	rd	110	SLTI	0000000	rs2	rs1	000	rd	0010011	SLTI
imm[31:12]	rd	111	SLTU	0000000	rs2	rs1	000	rd	0010011	SLTU
imm[31:12]	rd	111	SLTIU	0000000	rs2	rs1	000	rd	0010011	SLTIU
imm[31:12]	rd	000	LB	0000001	rs2	rs1	000	rd	0010011	LB
imm[31:12]	rd	000	LBU	0000001	rs2	rs1	000	rd	0010011	LBU
imm[31:12]	rd	001	LBH	0000001	rs2	rs1	000	rd	0010011	LBH
imm[31:12]	rd	001	LBUH	0000001	rs2	rs1	000	rd	0010011	LBUH
imm[31:12]	rd	010	SB	0000001	rs2	rs1	000	rd	0010011	SB
imm[31:12]	rd	010	SBU	0000001	rs2	rs1	000	rd	0010011	SBU
imm[31:12]	rd	011	SH	0000001	rs2	rs1	000	rd	0010011	SH
imm[31:12]	rd	011	SHU	0000001	rs2	rs1	000	rd	0010011	SHU
imm[31:12]	rd	100	SW	0000001	rs2	rs1	000	rd	0010011	SW
imm[31:12]	rd	100	SWU	0000001	rs2	rs1	000	rd	0010011	SWU
imm[31:12]	rd	110	SD	0000001	rs2	rs1	000	rd	0010011	SD
imm[31:12]	rd	110	SDU	0000001	rs2	rs1	000	rd	0010011	SDU
imm[31:12]	rd	111	SDH	0000001	rs2	rs1	000	rd	0010011	SDH
imm[31:12]	rd	111	SDHU	0000001	rs2	rs1	000	rd	0010011	SDHU

Not in CS61C

2

State Required by RV32I ISA


Each instruction reads and updates this state during execution:

- Registers (**x0** . . . **x31**)
 - Register file (or *regfile*) **Reg** holds 32 registers x 32 bits/register: **Reg**[0] . . . **Reg**[31]
 - First register read specified by **rs1** field in instruction
 - Second register read specified by **rs2** field in instruction
 - Write register (destination) specified by **rd** field in instruction
 - x0** is always 0 (writes to **Reg**[0] are ignored)
- Program Counter (**PC**)
 - Holds address of current instruction
- Memory (**MEM**)
 - Holds both instructions & data, in one 32-bit byte-addressed memory space
 - We'll use separate memories for instructions (**IMEM**) and data (**DMEM**)
 - Later we'll replace these with instruction and data caches
 - Instructions are read (*fetched*) from instruction memory (assume **IMEM** read-only)
 - Load/store instructions access data memory

10/3/17

3

One-Instruction-Per-Cycle RISC-V Machine




- On every tick of the clock, the computer executes one instruction
- Current state outputs drive the inputs to the combinational logic, whose outputs settle at the values of the state before the next clock edge
- At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

CS 61c

4

Basic Phases of Instruction Execution



10/3/17

5

Implementing the **add** instruction

0000000 rs2 rs1 000 rd 0110011 **ADD**


add rd, rs1, rs2

- Instruction makes two changes to machine's state:
 - Reg**[rd] = **Reg**[rs1] + **Reg**[rs2]
 - PC** = **PC** + 4

CS 61c

6


Datapath for **add**



CS 61c

7

Timing Diagram for **add**



8

Implementing the **sub** instruction

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB


sub rd, rs1, rs2

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30]** selects between add and subtract

CS 61c

9

Datapath for **add/sub**



CS 61c

10

Implementing other R-Format instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

- All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function


CS 61c

11

Implementing the **addi** instruction

- RISC-V Assembly Instruction:


addi x15, x1, -50




10/3/17

12


Datapath for add/sub




Adding addi to datapath



I-Format immediates



Adding addi to datapath



TSMC Announces 3nm CMOS Fab

EE Times Connecting the Global Electronics Community

Home | News | Opinion | Messages | Authors | Video | Slideshows | Teardown | Education | EE Times

designlines | PCB | Power Management | Programmable Logic | Prototyping | RISC-V

BREAKING NEWS NEWS & ANALYSIS: NAND Market Expected to Regain Balance in 2017

News & Analysis
TSMC Aims to Build World's First 3-nm Fab

Alan Patterson
 10/20/2017 10:01 AM EDT
 There's a comment

TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) will build the world's first 3-nm fab in the Tainan Science Park in southern Taiwan, where the company does the bulk of its manufacturing.

Latest Apple iPhone 8, iPhone X use TSMC's 10nm process technology.

3nm technology should allow 10x more stuff on the same sized chip $(10/3)^2$

The new manufacturing plant will occupy nearly 200 acres and cost around \$15B, open in around 5 years (~2022).

Currently, fabs use 193nm light to expose masks

For 3nm, some layers will use Extreme Ultra-Violet (13.5nm)

Break!




10/3/17

18

Implementing Load Word instruction

- RISC-V Assembly Instruction:


lw x14, 8(x2)



10/3/17

19


Adding **addi** to datapath



CS 61c

20


Adding **lw** to datapath



CS 61c

21

Adding **lw** to datapath



CS 61c

22

All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU

↑ funct3 field encodes size and signedness of load data


- Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.

23

Implementing Store Word instruction




- RISC-V Assembly Instruction:

sw x14, 8(x2)




10/3/17


24

Adding **lw** to datapathAdding **sw** to datapathAdding **sw** to datapath


I-Format immediates




I & S Immediate Generator




Implementing Branches




Adding **sw** to datapath


Adding branches to datapath



Adding branches to datapath



Branch Comparator




- BrEq = 1, if A=B
- BrLT = 1, if A < B
- BrUn = 1 selects unsigned comparison for BrLT, 0=signed
- BGE branch: A >= B, if !(A < B)

CS 61c

34

Administrivia (1/2)

- Midterm 1 has been graded!
- Regrade Requests will open tonight
 - Due next Tuesday (in one week)
 - Piazza will explain the instructions



Administrivia (2/2)

- Project 1 has been released
 - Part 1 is due next Monday
 - Project Party in Cory 293 on Wednesday 7-9pm (possibly later if needed)
- Homework 2 is due this Friday at 11:59pm
 - Will help to do this before the project!
- No Guerrilla Session this week—will start up again next Tuesday

CS 61c

36

Break!




10/3/17

37

Multiply Branch Immediates by Shift?

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- Standard approach: treat immediate as in range -2048..+2047, then shift left by 1 bit to multiply by 2 for branches




Each instruction immediate bit can appear in one of two places in output immediate value – so need one 2-way mux per bit

CS 61c

38

RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of S-format to be bit 12 of B-format




Only one bit changes position between S and B, so only need a single-bit 2-way mux

CS 61c

39


RISC-V Immediate Encoding



CS 61c

40


Implementing JALR Instruction (I-Format)



- JALR rd, rs, immediate
 - Writes PC+4 to Reg[rd] (return address)
 - Sets PC = Reg[rs1] + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes




41

Adding branches to datapath





CS 61c

42


Adding **j**alr to datapathAdding **j**alr to datapathImplementing **j**al Instruction

- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - $\pm 2^{18}$ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

45

Adding **j**al to datapathAdding **j**al to datapath

Single-Cycle RISC-V RV32I Datapath



And in Conclusion, ...

- Universal datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - what new instructions can be added with just most control?

CS 61c

49