

# **Presentation**

Project: Embedded Processor Design and Optimization

08.08.2024

Pei-Yu Lin





#### **Overview**


- Identify the HOTSPOT
  - Found shift right block is the HOTSPOT
  - Set shift\_right\_block is the Primitive Function
- Implement the Primitive Function on trv32p3 RISC-V
  - < aes.p >
  - < aes.n>
  - < trv32p3.n >
- Optimize the Application for the AES-GCM algorithm
  - Method 1, Method 2
  - Method 3 -> big optimization
  - Method 4 -> reach the Lowest cycle count
- Apply Logic Synthesis
  - Print all result
  - Reach the min clock period / max clock frequency
  - Make an AT diagram
- My best Performance
  - Achieve the requirement






## Apply profiling, found shift right block is the HOTSPOT

### instruction\_report of <aes-gcm.prx>



With the instruction report of aes-gcm.prx, we can find shift\_right\_block has the highest relative cycle counts with 61.24% coverage in the total cycle usage.







## <aes.p>

### Step1: Build a PDG file for implementing the primitive function

```
#define GETU32(pt) (((u32)(pt)[0] << 24) ^ ((u32)(pt)[1] << 16) ^ \
((u32)(pt)[2] << 8) ^ ((u32)(pt)[3]))
#define PUTU32(ct, st) { \
(ct)[0] = (u8)((st) >> 24); (ct)[1] = (u8)((st) >> 16); \
(ct)[2] = (u8)((st) >> 8); (ct)[3] = (u8)(st); }
static void shift right block(u8 *v)
   u32 val;
   val = GETU32(v + 12);
   val >>= 1;
    if (v[11] & 0x01)
    val = 0x800000000;
   PUTU32(v + 12, val);
   val = GETU32(v + 8);
    val >>= 1:
    if (v[7] & 0x01)
    val = 0x800000000;
   PUTU32(v + 8, val);
    val = GETU32(v + 4);
    val >>= 1;
    if (v[3] & 0x01)
                                    Primitive function
    val = 0x800000000;
   PUTU32(v + 4, val);
                                      In C application
    val = GETU32(v);
    val >>= 1;
    PUTU32(v, val);
aes-qcm.prx
```

```
//\# define GETU32(pt) (((u32)(pt)[0] << 24) ^ ((u32)(pt)[1] << 16) ^ ((u32)(pt)[2] << 8) ^ ((u32)(pt)[3]))
//#define GETU32(pt) (((pt >> 0) & 0xFF) << 24) ^ (((pt >> 8) & 0xFF) << 16) ^ (((pt >> 16) & 0xFF) << 8) ^
((pt >> 24) & 0xFF)
//#define PUTU32(ct, st) { \
(ct)[0] = (u8)((st) >> 24); (ct)[1] = (u8)((st) >> 16); (ct)[2] = (u8)((st) >> 8); (ct)[3] = (u8)(st); 
//#define PUTU32(st) (((st >> 0) & 0xFF) << 24) | (((st >> 8) & 0xFF) <<16)|(((st >> 16) & 0xFF) << 8) | ((st
>> 24) & 0xFF)
void aes_srb(w32 a, w32 b, w32 c, w32 d, w32& a_out, w32& b_out, w32& c_out, w32& d_out)
   uint32 t val;
   //val = GETU32(d); // v + 12
   val = revbyte(d);
   val >>= 1;
   if (c[31:24] & 0x01) // v[11]
    val |= 0x80000000;
   //d out = PUTU32(val); // v + 12, val
   d out = revbyte(val);
    //val = GETU32(c); // v + 8
    val = revbyte(c);
    val >>= 1;
   if (b[31:24] & 0x01) // v[7]
    val |= 0x80000000;
    //c_out = PUTU32(val);
    c out = revbyte(val);
    val = revbyte(b);
    //val = GETU32(b); // v + 4
    val >>= 1;
    if (a[31:24] & 0x01) // v[3]
                                                           Primitive function
    val = 0x800000000;
    //b out = PUTU32(val);
   b out = revbyte(val);
                                                            in PDG <aes.p>
    val = revbyte(a);
    //val = GETU32(a); // v
    val >>= 1:
   //a_out = PUTU32(val);
    a_out = revbyte(val);
aes.p
```





## < aes.p >

### What did I change the Primitive Function from C to PDG?

1 static void shift\_right\_block(u8 \*v)



void aes\_srb(w32 a, w32 b, w32 c, w32 d, w32&
a\_out, w32& b\_out, w32& c\_out, w32& d\_out)

2

$$val = GETU32(v + 12);$$

PUTU32(v + 12, val);



val = revbyte(d);

d\_out = revbyte(val);

bit	{07:00}	{15:08}	{23:16}	{31:24}
d	v[12], *(v+12)	v[13], *(v+13)	v[14], *(v+14)	v[15], *(v+15)
С	v[8], *(v+8)	v[9], *(v+9)	v[10], *(v+10)	v[11], *(v+11)
b	v[4], *(v+4)	v[5], *(v+5)	v[6], *(v+6)	v[7], *(v+7)
a	v[0], *v	v[1], *(v+1)	v[2], *(v+2)	v[3], *(v+3)





### < aes.p >

# 2

### Replace GETU32(pt), PUTU32(ct, st) with revbyte(val)

```
#define PUTU32(ct, st) {
(ct)[0] = (u8)((st) >> 24); (ct)[1] = (u8)((st) >> 16); \
(ct)[2] = (u8)((st) >> 8); (ct)[3] = (u8)(st); }

#define PUTU32(st) (((st >> 0) & 0xFF) << 24) | (((st >> 8) & 0xFF) << 16)
| \ (((st >> 16) & 0xFF) << 8) | ((st >> 24) & 0xFF)
```

```
// Implementation of the revbyte
w32 revbyte(w32 input) {
    w32 byte0 = (input >> 0) & 0xFF;
    w32 byte1 = (input >> 8) & 0xFF;
   w32 byte2 = (input >> 16) & 0xFF;
   w32 byte3 = (input >> 24) & 0xFF;
    return (byte0 << 24) | (byte1 << 16)
  (byte2 << 8) | byte3;
             revbyte(val);
```





#### <aes.n>

#### Step2: Make a new nML `aes.n` in lib folder.

- Declare a new functional unit for aes.
- Because no values pass through the function, we don't need any transistory.
- 2. The Primitive function needs 4 inputs and 4 outputs of 32-bit value. However, trv32p3 only has 2 read ports. So, we create 4 alias registers RA, RB, RC, RD and map them one-to-one to a register on data memory, and give each of them a read and a write port.

```
fu aes; // Declares a new functional unit for aes
// no transitories
// 4 `alias`-register for aes srb read and write
reg RA <w32> alias X[8] read(rar) write(raw);
reg RB <w32> alias X[9] read(rbr) write(rbw);
reg RC <w32> alias X[10] read(rcr) write(rcw);
reg RD <w32> alias X[11] read(rdr) write(rdw);
aes.n
```





#### <aes.n>

### Step3: Define the aes\_srb instruction `aes\_srb\_instr`

- 4. To implement the instruction, a, b, c, d values should be read from the data memory, after AES-GCM algorithm, the outputs should return to the memory. Both read and write are via the read and write ports of the alias registers RA, RB, RC, RD.
- 5. Define the **syntax** of the this aes\_srb instruction in assembly language e.g. aes\_srb: RA, RB, RC, RD
- 6. Because there is no parameter for the operation, **image** can be assigned a set of random 25-bit binary values.

```
fu aes; // Declares a new functional unit for aes
// no transitories
// 4 `alias`-register for aes srb read and write
reg RA <w32> alias X[8] read(rar) write(raw);
reg RB <w32> alias X[9] read(rbr) write(rbw);
reg RC <w32> alias X[10] read(rcr) write(rcw);
reg RD <w32> alias X[11] read(rdr) write(rdw);
// Define the aes srb operation
opn aes srb instr(){ // don't need to create any parameter
action {
stage EX:
    aes srb(rar=RA, rbr=RB, rcr=RC, rdr=RD, RA=raw, RB=rbw, RC=rcw, RD=rdw) @aes;
// Define the syntax of the instruction in assembly language
syntax : "aes_srb:" RA", " RB", " RC", " RD;
image: "000000100100000000101110";
aes.n
```





### < trv32p3.n >

### Step4: add the new instruction aes\_srb\_instr into the processor nML.

After creating an instruction operation aes\_srb\_instr, add it into bit-32 instruction, like majCUSTOM

Here, we don't need to add revbyte\_instr, because revbyte\_instr has been combined with sha\_instr written in sha.n

```
opn majCUSTOM3 (alu_rriu_ar_instr | sha_instr | zlp_instr | aes_srb_instr) complete_image;
// added...

trv32p3.h

opn sha_instr (sha256_instr | sha256_step_instr | revbyte_instr);
```



## Optimize the Application for the AES-GCM algorithm

I use 4 steps to reach the lowest cycle count.

#### Method 1:

In shift\_right\_block(), replace all of the code with a line: aes\_srb(). Still implement the same function name of shift\_right\_block() in gf\_mult()

```
void shift_right_block(){
    /*
    ...
    */
    aes_srb();
}
```

6 of 6 test cases executed and computed correctly!

Total cycle count in encryption function: 279055

Cycle count per test case in encryption function: 46509

#### Method 2:

In gf\_mult(), directly replace the code related to shift\_right\_block() with the new aes srb()

6 of 6 test cases executed and computed correctly!

Total cycle count in encryption function: 252559

Cycle count per test case in encryption function: 42093

→ Directly delete a function is better





### **Optimize the Application**

#### Method 3: Use <u>u32 a, b, c, d variables</u> to replace the <u>u8 v array</u>

(1) create **u32 a, b, c, d** variables and copy the value in **u8 v array** to **a, b, c, d**.

```
u32* d1;

u32 a,b,c,d;

a = *(u32*)(v);

b = *(u32*)(v+4);

c = *(u32*)(v+8);

d = *(u32*)(v+12);
```



(2) cast all the u8 v into u32 a,b, c, d. And we also need to change the condition in if-else

```
if(d>>24 & 0x01) { // v[15] --> d>>24
    a = a & 0xfffffff00 | (a & 0xFF ^ 0xe1); //v[0] ^= 0xe1;
}
if (x[i] & BIT(7 - j)) {
    /* Z_(i + 1) = Z_i XOR V_i */
    //xor_block(z, v);
    d1 = (u32*) z; // add...
    *d1++ ^= a;
    *d1++ ^= b;
    *d1++ ^= c;
    *d1++ ^= d;
} else {
```

(3) return the value of a, b, c, d variables back to **u8 v array** 

```
*(u32*)(v) = a;

*(u32*)(v+4) = b;

*(u32*)(v+8) = c;

*(u32*)(v+12) = d;
```

6 of 6 test cases executed and computed correctly!

Total cycle count in encryption function: 177955

Cycle count per test case in encryption function: 29659





## **Optimize the Application (Final Result)**

Method 4: replace both of the GETU32() and PUTU32() with reverse\_bytes()

```
static void inc32(u8 *block) {
    u32 val;
    //val = GETU32(block + AES_BLOCK_SIZE - 4);
    val = reverse_bytes(*(u32*) (block + AES_BLOCK_SIZE - 4)); // add..
    val++;
    //PUTU32(block + AES_BLOCK_SIZE - 4, val);
    *(u32*) (block + AES_BLOCK_SIZE - 4) = reverse_bytes(val); // add..
}
```

6 of 6 test cases executed and computed correctly!

Total cycle count in encryption function: 177580

Cycle count per test case in encryption function: 29596

#### A little improvement

We don't need the definition of GETU32 and PUTU32() anymore.





# **Reach the Lowest Cycle Count**



Method 1: In shift\_right\_block(), replace all of the code with a line: aes\_srb()

Method 2: In gf\_mult(), directly replace parts of code related to shift\_right\_block()

Method 3: Use u32 a, b, c, d variables to replace the u8 v array

Method 4: replace both of the GETU32() and PUTU32() with reverse bytes()






## Do Logic Synthesis & AT diagram

#### < print\_all\_results.py >

```
SynDcDir | Entity | kGE | Clk | Cstr | WNS | AT | RT | TAG | Flow | Job | Mem
| dc/trv32p3 c2.11 ex3 step | trv32p3 | 11.34 | 2.11 | 2.1
| dc/trv32p3 c2.12 ex3 step | trv32p3 | 10.98 | 2.12 | 2.1
                                                                2.34 ns is the Min Clock Period
| dc/trv32p3 c2.12 ex3 revbyte | trv32p3 | 11.15 | 2.12 |
| dc/trv32p3 c2.1 ex3 revbyte | trv32p3 | 11.29 | 2.12 | 2
                                                                        := Max Clock Frequency
| dc/trv32p3 c2.1 ex4.2 | trv32p3 | 12.34 | 2.12 | 2.10 | -
| dc/trv32p3 c2.1 ex3 step | trv32p3 | 11.60 | 2.13 | 2.10
| dc/trv32p3 c2.13 ex3 init | trv32p3 | 9.41 | 2.13 | 2.13
| dc/trv32p3 c2.11 ex3 init step rev | trv32p3 | 12.19 |
                                                                            without negative slack!
| dc/trv32p3 c2.15 ex3 init | trv32p3 | 9.40 | 2.15 | 2.15
| dc/trv32p3 c2.15 ex3 revbyte | trv32p3 | 11.29 | 2.15 |
| dc/trv32p3 c2.15 ex3 init step rev | trv32p3 | 12.11 |
                                                                                          m | | std.default | | |
| dc/trv32p3 c2.12 ex3 init step rev | trv32p3 | 12.47 | 2.18 | 2.12 |
| dc/trv32p3 c2.1 ex3 init step rev | trv32p3 | 12.44 | 2.19 | 2.10 |
                                                                                        2m | | std.default | | |
| dc/trv32p3 c2.2 ex3 init | trv32p3 | 9.48 | 2.20 | 2.20 | 0.00 | 20,
                                                                                      .default I I I
| dc/trv32p3 c2.2 ex4.2 | trv32p3 | 12.12 | 2.20 | 2.20 | -0.00 | 26
                                                                                  std.default | | |
dc/trv32p3 c2.1 ex5 | trv32p3 | 14.36 | 2.22 | 2.10 | -0.12 | 31
                                                                                std.default | | |
| dc/trv32p3 c2.23 ex4.2 | trv32p3 | 12.04 | 2.23 | 2.23 | 0.00 |
                                                                              m | | std.default | |
| dc/trv32p3 c2.24 ex4.2 | trv32p3 | 12.25 | 2.24 | 2.24 | 0.00
                                                                            1m | | std.default | |
| dc/trv32p3 c2.21 ex4.2 | trv32p3 | 12.55 | 2.25 | 2.21 | -0.1
                                                                         0h 1m | | std.default | |
                                                                     28 | 0h 0m | | std.default | |
| dc/trv32p3 c2.25 ex3 init | trv32p3 | 9.02 | 2.25 | 2.25 |
| dc/trv32p3 c2.25 ex4.2 | trv32p3 | 12.00 | 2.25 | 2.25 | .
                                                                   5.99 | 0h 1m | | std.default | | |
| dc/trv32p3 c2.2 ex5 | trv32p3 | 13.59 | 2.27 | 2.20 | -0/
                                                               80.80 | 0h 1m | | std.default | | |
| dc/trv32p3 c2.25 | trv32p3 | 8.50 | 2.28 | 2.25 | -0.03
                                                           .35 | 0h 0m | | std.default | | |
| dc/trv32p3 c2.3 ex5 | trv32p3 | 13.49 | 2.30 | 2.30 |
                                                        √0 | 31.03 | 0h 1m | | std.default | |
| dc/trv32p3 c2.3 ex3 revbyte | trv32p3 | 10.85 | 2.30 | 0.00 | 24.95 | 0h 1m | | std.default | | |
dc/trv32p3 c2.3 ex4.2 | trv32p3 | 12.05 | 2.30 | 2.30 | 0.00 | 27.71 | 0h 1m || std.default | | |
dc/trv32p3 c2.33 ex7 | trv32p3 | 14.18 | 2.33 | 2.33 | -0.00 | 33.04 | 0h 1m | | std.default | | |
| dc/trv32p3 c2.34 ex7 | trv32p3 | 14.10 | 2.34 | 2.34 | 0.00 | 33.00 | 0h 1m | | std.default | | |
dc/trv32p3 c2.11 ex3 revbyte | trv32p3 | 11.49 | 2.35 | 2.11 | -0.24 | 26.97 | 0h 1m | | std.default | | |
dc/trv32p3 c2.36 ex7 | trv32p3 | 13.96 | 2.36 | 2.36 | 0.00 | 32.93 | 0h 1m | | std.default | | |
dc/trv32p3 c2.38 ex7 | trv32p3 | 13.72 | 2.38 | 2.38 | 0.00 | 32.66 | 0h 1m | | std.default | | |
dc/trv32p3 c2.2 ex7 | trv32p3 | 14.18 | 2.39 | 2.20 | -0.19 | 33.89 | 0h 2m | | std.default | | |
dc/trv32p3 c2.4 ex3 init step rev | trv32p3 | 11.89 | 2.40 | 2.40 | 0.00 | 28.54 | 0h 1m || std.default | | |
dc/trv32p3 c2.4 ex7 | trv32p3 | 13.86 | 2.40 | 2.40 | 0.00 | 33.26 | 0h 1m | | std.default | | |
dc/trv32p3 c2.3 ex7 | trv32p3 | 13.96 | 2.41 | 2.30 | -0.11 | 33.59 | 0h 1m | | std.default | | |
dc/trv32p3 c2.31 ex7 | trv32p3 | 14.34 | 2.41 | 2.31 | -0.10 | 34.60 | 0h 1m | | std.default | | |
dc/trv32p3 c2.45 | trv32p3 | 8.31 | 2.45 | 2.45 | 0.00 | 20.36 | 0h 0m | | std.default | | |
| dc/trv32p3 c2.4 ex3 revbyte | trv32p3 | 10.95 | 2.48 | 2.40 | -0.09 | 27.21 | 0h 1m | | std.default | | |
```

#### **AT** diagram



#### Why does the diagram look abnormal?

The range of Taktperiode is set in 2.3 - 7.5 (ns), and the range of Fläche is set in 9.0 -15.0 (KGE). These x and y-axis constraints are based on the **sha256** algorithm. As for the AES algorithm, only a few of the values can be present.





## **My best Performance**

### The best total cycle count is 177580 by Method 4.

=> Max frequency from Logic Synthesis: <u>2.34 ns/period</u> = 427.35 MHz

Total Computation Time = Total Cycle Count \* Cycle\_Period = 177580 \* 2.34 = 415,537 ns (much lesser than 702,000 ns)



4 Optimization methods	Total cycle count	Cycle count per test case
Method 1: In shift_right_block(), replace all of the code with a line: aes_srb()	279055	46509
Method 2: In gf_mult(), directly replace parts of code related to shift_right_block()	252559	42093
Method 3: Use u32 a, b, c, d variables to replace the u8 v array	177955	29659
Method 4: replace both of the GETU32() and PUTU32() with reverse_bytes()	177580	29596
Min Clock Period / Max Clock frequency	2.34 ns/period = 427.35 MHz/period	



# Thank you for your attention!

Pei-Yu Lin



