
2023 Digital IC Design Homework 3



This Verilog module is an implementation of a postfix calculator using a state machine. The inputs to the module are clk, rst, ascii_in, and ready, and the outputs are valid and result.

In order to achieve the best efficiency, we need reduce the registers and memory length. Therefore, this design consists of a state machine with five states: IDLE, DATA_IN, POSTFIX, CALCULATOR, and RESULT. The state machine transitions are based on the input and output signals of the module.

In the IDLE state, new ascii_in input data are not available until **ready** signal become high. When ready becomes high, the module transitions to the DATA_IN state.

In the DATA_IN state, the module reads the ascii_in input and stores the ASCII code in the deAscii array. If the ascii_in input is the equals sign (=), the module transitions to the POSTFIX state.

In the POSTFIX state, which is the crucial part in this design. In order to reduce the clock cycle, I classify five data into 4 cases, including left parenthesis, right parenthesis, multiply, and or subside, as well as numbers. In situation of left parenthesis, (will be added into stack directly. And when the coming operator is right parenthesis, it will pop out tokens until bumping left parenthesis. The module reads the deAscii array and constructs the postfix expression in the stack array. If the postfix expression is complete and the stack is empty, the module transitions to the CALCULATOR state.

In the CALCULATOR state, the module evaluates the postfix expression in the stack array and stores the result in the result output. When the = symbol is encountered in the outString array, the module transitions to the RESULT state.

In the RESULT state, the module resets the deAscii, outString, and stack arrays, and sets the valid output signal high to indicate that the result is available.

Scoring = Area cost * Timing cost

 $Area\ cost = Total\ logic\ elements + Total\ memory\ bits + 9*Embedded\ multipliers\ 9-bit\ elements$

Timing cost = Total cycle used * Clock width

* Total logic elements must not exceed 1500.