## ECE 551

**APR Tutorial** 

(Using IC Compiler)
(watch the video first)

#### What is IC Compiler?

- IC Compiler is an Auto Place and Route (APR) tool from Synopsys
- Once you have a netlist from design compiler how do you create the layout necessary to fabricate your digital circuit on a wafer?
- APR is much faster and much lower labor than laying out all those gates, flops, and interconnections by hand.

# **IC\_Compiler Setup**

• Ensure you have copied .synopsys\_dc.setup from user ece51 to your home directory: (this should have already been done when you setup for the design\_compiler tutorial)

linux\_promp% cp ~ece551/.synopsys\_dc.setup ~/.

 Copy the IC\_Compiler specific setup script (apr\_setup.icc) from user ece551. This should be placed in the directory you intend to use as your work area for your APR run.

linux\_promp% cp ~ece551/apr\_setup.icc ~/ece551/my\_apr\_run/.

## Launch ICC & Setup

 From a linux command window that is currently in your work area launch IC\_Compiler

```
linux_prompt% cd ~/ece551/my_apr_run
linux_prompt% icc_shell -gui -shared_license
```

 Once IC\_Compiler shell window is up source the setup script from within that command shell.


```
icc_shell> source apr_setup.icc
```

• This will setup some file pointers specific to our Synopsys 32nm process, and will create a "library" called apr\_lib in your working directory. (if you already had a library setup in that directory named apr\_lib you would have to delete or rename it).

#### Reading In Gate Level Verilog & Constraints File

Next you read in your gate level netlist that was produced by design\_compiler.
 Under the import menu of the icc window you will find verilog.
 Browse for your .vg file


(**NOTE:** have to change filter to \* since .vg is non-standard)




 You also need to import the Synopsys Design Constraints file (.sdc) that you should have produced from your synthesis run.

## Creating Floorplan

- A floor plan will define the outline of your APR block, the location of the interface pins, and the power gridding.
- In the banner menu under "Floorplan" you will find a "Create Floorplan" option.




#### Creating Floorplan (continued)




- We will choose a core utilization of 0.7 (not very aggressive)
- For aspect ratio choose 0.5 This will make the block twice as wide as it is tall.
- Give it 4microns all around so we have room for our power rings

- Locate your clock pin(s) via: Select -> Port/Pins -> Clock Sources as shown
- Move your clock pin to a more central boundary location.




#### Power/Ground Rings

- Under Preroute -> Derive
   Power Ground Connection
- Select Manual connection and fill in VDD and VSS as power and ground net names




Under Preroute -> CreateRings ...

- Fill in the spacings as shown and fill in VDD and VSS as the nets for the rings.
- Note metal layers




## Power/Ground Strapping

- Under Preroute -> CreatePower Straps ...
- Number of groups may vary for your design. The width of my core was such that 11 groups worked nice at a 15.2 micron spacing. Remember to select vertical.




#### Cell Placement

- Under Placement -> Core
   Placement and Optimization
- We essentially just take the defaults and wait while it minimizes its complex cost function associated with placement.



#### Completing M1 Power Rails


- Under Preroute -> Preroute
   Standard Cells ...
- VDD and VSS are the power rails we are completing.
- Now under the "Routing Options" tab
- We want to select the options shown here.
- After completing this command you should see your M1 rails have been extended to the outer power ring but not necessarily via'd in.




Connect:	✓ Horizontally	✓ Vertically
Do not connect to:	П <u>М</u> асго pins	☐ <u>P</u> ad pins
Determine pin width by:	☐ E <u>x</u> treme edge	es 🛘 Most <u>e</u> xtended pin
☐ Allow shared vias above this layer ☐ ☐		
Extend for multiple connections To connections within: 0.0		
${f ec {\it F}}$ Extend to ${\bf \underline b}$ oundaries and generate pins		<u> F</u> orce
✓ Keep floating rail segments  ✓ Each floating rail segm	ents	☐ Do not route over macro cells
☐ Avoid merging existing <u>v</u> ias		<b>▽</b> Fill empty ro <u>w</u> s
☐ Optimize via <u>l</u> ocations to save tracks		<b>▼</b> Fill empty sites
□ Use previoulsy set advanced via rules		Prevent connections outside working area

#### VIAing the Power Grid

- Not all the vias necessary to tie the power grid together are there.
- Select either a VSS rail, then right click and "Select Related Objects -> Nets"




- Now that all VSS objects are selected right click and choose "Add Missing Vias".
- Now the entire power distribution grid should be tied together.



#### Clock Tree Options

- Under Clock -> Set Clock
   Tree Options ...
- Select "clk" as the tree. You can try the values shown here, however, there is some "trial and error" to these settings.



Now enter the following commands via the shell:


```
icc_shell> clock_opt -only_cts -no_clock_route
icc_shell> report_clock_tree
```

- Ideally the min and max clock paths are similar in delay and number of levels of buffering. We would like to see buffering of less than 4 levels for our size designs.
- Sometimes running the clock\_opt command multiple times yields better results.
- When happy with results commit to them with:

icc\_shell> route\_zrt\_group -all\_clock\_nets -reuse\_existing\_global\_route true

#### Final Detailed Route

- Under Route -> Core Routing and Optimization ...
- We just take all the default settings and let it rip.



## Outputs of Completed APR

Timing report (accurate now that is has parasitics accurately extracted)

#### icc\_shell> report\_timing

- SDF file (Standard Delay Format) for a full chip rollup of timing
- Parasitics file
- Stream file to have chip manufactured or to be imported by other CAD tool