Lecture11 & IC_Compiler: Quiz

Due Nov 19 at 11:55pm **Points** 8 **Questions** 8

Available Nov 12 at 10:05am - Nov 19 at 11:59pm Time Limit 11 Minutes

This quiz was locked Nov 19 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	11 minutes	7.75 out of 8

(!) Correct answers are hidden.

Score for this quiz: **7.75** out of 8 Submitted Nov 19 at 8:49pm This attempt took 11 minutes.

Question 1 1 / 1 pts

You are working for Hughes Avionics making the fly by wire system (will control the flight surfaces like ailerons, flaps, rudder, ...) for the next generation fighter jets. Only a few thousand of these will be made. The best choice is.

Standard Cell for reliability reasons.

Correct...even though the volume can't justify the NRE of a standard cell design, it is a mission critical operation. An FPGA has configuration reboot time, and has so many SRAM cells that it is more vulnerable to alpha particle strikes (which will be more common in the thin atmosphere of high altitude flight).

Full custom because it has to be the highest performance possible

1 / 1 pts

 \bigcirc

FPGA because the volumes are too low to justify the NRE of Standard Cell or Full Custom

Partial

Question 2 0.75 / 1 pts

The basic building blocks of a FPGA are CLBs and the LUT is in turn a basic building block of the CLB . All of this wonderful flexibility is configured by Tedious boolean algebra

Answer 1:

CLBs

Answer 2:

LUT

Answer 3:

CLB


Answer 4:

Tedious boolean algebra

Question 3


Match the labeled standard cell layout to what they represent. Remember a NAND has series N-MOS devices. A NOR has series P-MOS devices.

2 of 7 12/20/2023, 3:33 PM



Question 4 1/1 pts

0



Answer 7:

0

Question 5 1 / 1 pts

Custom Logic is more rare these days because The cost of transistors has fallen to the point where a more efficient design is not worth the extra man hours of custom .

Answer 1:

The cost of transistors has fallen to the point where a more efficient design is not worth the extra man hours of custom

The human is still better but the APR tool is so much quicker and cheaper than the human that it is not worth it to use humans in most instances. Transistors are dirt cheap these days, so area efficiency be damned.

Question 6	1 / 1 pts
The script setup_apr.icc should be:	
Sourced from within IC_Compiler to let it know where all the tech files are	nology
Sourced only once at the linux prompt	
O Sourced every time at the linux prompt before you launch IC_Co	mpiler

5 of 7 12/20/2023, 3:33 PM

 \bigcirc

Sourced when you are finished with the design to output the collateral files

Question 7 1 / 1 pts

The instructor says a lot of confusing things. Like to become and expert in IC_Compiler one has to spend a lot of time behind the wheel. If you do you will become a tool jockey. This does not make sense because horses do not have steering wheels.

Answer 1:

a lot of confusing things

Answer 2:

IC_Compiler

Answer 3:

time behind the wheel

Answer 4:

tool jockey

Answer 5:

horses do not have steering wheels

Question 8 1 / 1 pts

It is important that adjacent metal layers be routed orthogonal . For our

6 of 7 12/20/2023, 3:33 PM

9-layer metal process we will use M5 and below for APR preserving higher metals for global distribution of clock, reset, and power .		
Answer 1:		
adjacent metal layers		
Answer 2:		
routed orthoganal		
Answer 3:		
9-layer metal process		
Answer 4:		
M5 and below for APR		
Answer 5:		
higher metals for global distribution of clock, rese	et, and power	

Quiz Score: 7.75 out of 8