

Administrative Stuff HW4 is posted. Due Friday Nov 5th

Loops in Verilog • We already saw the **for** loop: reg [15:0] rf[0:15]; // memory structure for modeling register file reg [4:0] w_addr; for (w_addr=0; w_addr<16; w_addr=w_addr+1) rf[w_addr[3:0]] = 16'h0000; // initialize register file memory ■ There are 5 other loops available: • while loops · repeat loop forever loop • do ... while (1 iteration prior to Boolean test) • foreach loop (can iterate through members of an array)

3

while loops Executes until boolean condition is not true • If boolean expression false from beginning it will never execute loop Handy for cases where loop termination is a reg [15:0] flag; reg [4:0] index; more complex function initial begin Like a search index=0: rdy/strt_cnv found=1'b0; while ((index<16) && (!found)) begin if (flag[index]) found = 1'b1; else index = index + 1; if (!found) \$display("non-zero flag bit not found!");
else \$display("non-zero flag bit found in position %d",index);

4

2

Property Loop • Good for a fixed number of iterations • Repeat count can be a variable but... • It is only evaluated when the loops starts • If it changes during loop execution it won't change the number of iterations • Used in conjunction with @(posedge clk) it forms a handy & succinct way to wait in testbenches for a fixed number of clocks | initial begin | inc_DAC = 1*b1; repeat(4095) @(posedge clk); // bring DAC right up to point of rollover inc_DAC = 1*b0; inc_smpl = 1*b1; repeat(7)@(posedge clk); // bring sample count up to 7 inc_smpl = 1*b0; end

```
forever loops
We got a glimpse of this already with clock generation in testbenches.
Only a $stop, $finish or a specific disable can end a forever loop.
initial begin clk = 0; forever #10 clk = ~ clk; end
```

5

6

```
foreach loop (useful for iterating through arrays)

module sqrt_table(clk,addr,dout,wdata,we);
parameter DEPTH = 65536; // default to 16-bit numbers
...
[$clog2(DEPTH)/2-1:0] sqrt_entry[0:DEPTH-1];


initial
foreach (sqrt_entry[i])
sqrt_entry[i] = $sqrt(i);


...
endmodule


code is independent of DEPTH
```

```
foreach loop (also works with multi-dimensional arrays)
module ultrasonic_ToF(clk,ToF,min,min_locX,min_locY);
 ...
[19:0] ToF_entry[0:79][0:79];
logic [19:0] diff;
                                            Both I & j are automatically
 initial begin
                                            declared and run across range
   min = 20'hFFFFF;
  \textbf{foreach}~(\mathsf{ToF\_entry}[i][j])~\textbf{begin}
    diff = (ToF_entry[i][j] > ToF) ? ToF_entry[i][j] - ToF :
ToF - ToF_entry[i][j];
    \textbf{if} \ (\text{diff} < \text{min}) \ \textbf{begin}
      min = diff;
      min_locX = i;
      min\_locY = j;
    end
  end
endmodule
```

7








```
Named Blocks (begin/end name matching)
  always_ff @(posedge clock) begin: Sequencer
  case (SquatState)
       2'b01: begin: rx_valid_state
                   Rxready <= '1;
for (int j=0; j<NumRx; j++) begin: loop1</pre>
                     for (int i=0; i<NumRx; i++) begin: loop2
                        if (Rxvalid[i]) begin: match
                           ... // receive data
                        end: match
                     end: loop2
                                            Example taken from Sutherland/Mills
Synthesizing System Verilog paper
(posted and worth reading)
                   end: loop1
                 end: rx_valid_state
        ... // decode other states
     endcase

    The ending name must match the block name. Mismatches are

   reported as an error.
```



```
Handy Use of fork/join and disable of a Named Block
                        A UART transmitter is sending a command to a UART receiver.
                       cmd_rdy will go high when the reception is complete. However, what if cmd_rdy never goes high? Our test bench will freeze. Using fork/join and disable we can make a test bench that will wait for cmd_rdy, but also time out if it never occurs.
@(negedge clk);
rst n = 1;
@(negedge clk);
                                  // Master sends command via UART
@ (negedge clk);
send cmd = 0;
  // This block will error out after 70k clocks
     Satisplay("ERROR: timed out waiting for transmission to complete"); stop(1),
   end
                                  // This block waits for cmd_rdy
     @ (posedge cmd rdy);
     disable timeoutl;
                                  // Cancels timeout as soon as cmd_rdy occurs
   end
join
```

```
Assertions (only in System Verilog)

• Self Checking testbenches are a must:

if (result == expected) $display("self check passed")
else begin
$display("ERR: at time %t, result not same as expected",$time);
$finish();
end

• System Verilog offers an assert statement to help simplify this self check.

assert (true_condition) pass_statement
else fail_statement

• General Syntax is shown above. Lets look at some examples next.
```

```
Assertions (only in System Verilog)

pass_statement

assert (result == expected) $display("self check passed");
else $fatal("ERR: at time %t, result not same as expected",$time);

fail_statement

$fatal → Throws a fatal message to output, exits the simulator (like a $finish).
$error → Throws a error message to output, continues simulation.

assert (result == expected) $display("self check passed")
else begin
$error("ERR: at time %t, result not same as expected",$time);
$stop();
end

Either pass or fail statements can be compound statements if you wrap them in begin/end
```

15 16

Δ

Assertions...immediate vs concurrent

- The examples on the previous slides were "immediate" assertions. The assertion condition is evaluated as the statement is encountered in the test bench flow. They really only offer a better more succinct way of doing a self-check than using an "if" statement with a \$display
- Another type of assertion available is a "concurrent" assertion. This allows you to define conditions that should always be true, and are checked at all times during simulation i.e. concurrent.

```
/// check that rd & wrt are never both asserted ///
/// This will be checked at every simulation tick ///
assert property (!(rd && wrt))
else $error("ERROR: both rd and wrt asserted to SRAM");
```

- The key word **property** distinguishes a concurrent assertion from an immediate assertion.
- Most concurrent assertions would be checked on clock ticks.

Assertions...concurrent assertions /// when req is asserted ack should /// /// be asserted 1 to 2 clocks later /// assert property (@(posedge clk) req |-> ##[1:2] ack); • The @(posedge clk) specifies the clock associated with this concurrent property. *req* is actually evaluated just prior to clock rise • The implication operator (|->) had a pre-condition (antecedent sequence) and if that occurs the consequent sequence has to become true. assert property (@(posedge clk) req |-> ##[1:2] ack); sequence sequence • If req is becomes true then ack has to assert within 1 to 2 clock cycles

18

17

Assertions...concurrent assertions

- The ## operator
 - A ## followed by a number or range specifies the delay from the current clock tick to the beginning of the sequence that
 - ## is often used with a range. For example: req|-> ##[0:3] gnt would mean gnt should be asserted 0 to 3 clock cycles after
- Assertions can get rather complex. Don't have to specify the entire assertion in one line (the directive line)
- · Might not want to check the assertion during reset.
- Can break assertions into multiple parts
 - sequences
 - properties
 - directive

Assertions...concurrent assertions The waves show the desired behavior. The concurrent assertion example implements it. It breaks the assertion up into a sequence a property, and the final directive. //Sequence Lagyarr,
quence req.gnt_seq; // clock right after req, req
(-req & gnt) ##1 (-req & -gnt); // should be low and gnt should
descuence // be high. Next clock both low ////Property Layer/// property req_gnt_prop; @(posedge clk)
 disable iff (!rst_n)
 req |-> ##1 req_gnt_seq; // clk is used for clock ticks // will not check when resetting
// upon reg the sequence reg_gnd_seg
// specified above should occur property ////Directive Layer//// assert property (req_gnt_prop)
else \$display("ERR: req_gnt assertion failure at time %t",\$time);

End of Lecture07 Part I

File I/O - Why?

22

- If we don't want to hard-code all information in the testbench, we can use input files
- Help automate testing
 - One file with inputs
 - One file with expected outputs
- Can have a software (Python, MatLab, System C) generate data
 - Create the inputs for testing
 - Create "correct" output values for testing
 - Can use files to "connect" hardware/software system

Opening/Closing Files

- **\$fopen** opens a file and returns an integer descriptor integer fd = **\$fopen**("filename"); integer fd = **\$fopen**("filename", "r");
 - If file cannot be open, returns a 0
 - Can output to more than one file simultaneously by writing to the OR (|) of the relevant file descriptors
 ✓ Easier to have "summary" and "detailed" results
- \$fclose closes the file \$fclose(fd);

21


23


Writing To Files


- Output statements have file equivalents
 - ✓\$fmonitor()
 - √ \$fdisplay()
 - √ \$fstrobe()
 - √ \$fwrite() // write is like a display without the \n
- These system calls take the file descriptor as the first argument
 - √ \$fdisplay(fd, "out=%b in=%b", out, in);

24

23 24









```
Loading Memory Data From Files


    This is very useful (memory modeling & testbenches)

    $readmemb("\file_name>",<memory>);
    $readmemb("<file_name>",<memory>,<start_addr>,<finish_addr>);$readmemb("<file_name>",<memory>);
    $readmemh("\file_name>",<memory>,<start_addr>,<finish_addr>);
  $readmemh → Hex data...$readmemb → binary data
      But they are reading ASCII files either way (just how numbers are
       represented)
   // addr data
                        // addr data
                                             //data
   @0000 10100010
                        @0000 A2
                                             A2
   @0001 10111001
                        @0001 B9
                                             В9
   @0002 00100011
                        @0002 23
                                             23
    example "binary
                                             address is optional
                          example "hex"
                                                for the lazy
```



```
Testbench Example (contrived but valid)
module test_and;
integer file, i, code;
reg a, b, expect, clock;
wire out;
parameter cycle = 20;
and #4 a0(out, a, b);
                                                              0
                                 // Circuit und
                                                     compare.txt
 initial begin : file_block
```





32 31

functions

- · Declared and referenced within a module
- Used to implement combinational behavior
 - Contain no timing controls or tasks
 - Must execute in zero simulation time
- Inputs/outputs

35

- Returns value as function name (unless a void function)
- Must have at least one input argument
- Can have output arguments as well (new with system verilog)
- · Function name is implicitly declared return variable (unless a void function)

When to use functions?

Usage rules:

34


- May be referenced in any expression (RHS)
- May call other functions
- Requirements of procedure (implemented as function)
 - No timing or event control
 - Has at least 1 input
 - Only uses blocking assignments (combinational)
- Mainly useful for conversions, calculations (DUT
- And selfchecking routines that perform calculations or return boolean. (testbenches)


Function Example module word_aligner (word_out, word_in); output [7: 0] word_out; size of return value input [7: 0] word_in; assign word_out = aligned_word(word_in); // invoke function [7: 0] // function declaration function aligned word: [7: 0] input word; begin input to function aligned_word = word; if (aligned_word != 0) while (aligned_word[7] == 0) aligned_word = aligned_word << 1; end endfunction endmodule


Function Example [2] module arithmetic_unit (result_1, result_2, operand_1, operand_2,); output [4: 0] result_1; output [3: 0] result_2; function call [3: 0] operand_1, operand_2; input assign result_1 = sum_of_operands (operand_1, operand_2); assign result_2 = larger_operand (operand_1, operand_2); function [4: 0] sum_of_operands(input [3:0] operand_1, operand_2); sum_of_operands = operand_1 + operand_2; endfunction function inputs function output function [3: 0] larger_operand(input [3:0] operand_1, operand_2); larger_operand = (operand_1 >= operand_2) ? operand_1 : operand_2; endfunction endmodule

33

36









tasks (much more useful than functions) **Functions:** Tasks: A function can enable another function, A task can enable other tasks and but not another task Functions must execute in zero delay Tasks may execute in non-zero simulation Functions can have no timing or even Tasks may contain delay, event or timing control statements control. (i.e. → @, #) Function must have at least one input Task may have zero or more arguments of argument. type input, output, or inout Tasks can modify & monitor global signals too, perhaps naughty, but can be

40 39








```
Task Example [2]
Want a generic wait for signal rise task that can be passed the
signal to monitor, as well as the length of the timeout period
task wait4sig(input sig, input int clks2wait);
        begin: timeout
            repeat(clks2wait) @(posedge clk);
             $display("ERR: timed out waiting for sig in wait4sig");
            $stop();
                             e sig); // signal of interest accult,

This does not work. When this task it called
the replice of sin of the time it.
         end
         begin
            @(posedge sig);
                             This does not work. When this task it calle it is passed the value of sig at the time it was called, so it really isn't monitoring sig.
            disable timeout;
 endtask
```

```
Task Example [3]
Have to have the signal type be ref not input. This is passing a pointer to the
signal, so the task is looking at the current value of signal, not just what it was
at time of task invocation.
task automatic wait4sig(ref sig, input int clks2wait);
   fork
      begin: timeout
         repeat(clks2wait) @(posedge clk);
         $display("ERR: timed out waiting for sig in wait4sig");
         $stop();
      end
      begin
                      If a task uses a ref signal type then it has to be specified as automatic.
                                   // signal of interest ass
         @(posedge sig);
         disable timeout:
   join
 endtask
```







Packages in System Verilog • Old school verilog did not have a shared declaration space. Each module had to contain all declarations used within that module, including tasks, functions, localparms, and typedefs. · SystemVerilog added user defined packages to provide a declaration space that can be shared by any module. · Example package: package alu_types: localparam delay = 1; $\textbf{typedef enum logic} \ [3:0] \ \{ADD, AND, XOR, SHFT_L, SHFT_R\} \ op_t;$ endpackage

48 47

12

```
Packages in System Verilog
                                                                                           Remember this rather clumsy example use of
 typedef enum logic [2:0] (ADD, AND, XOR, SHFT_L, SHFT_R) op_
                                                                                           typedef from Lecture02?
  input [15:0] src1,src2;
                                         // input busses
 input cin;
input [2:0] op;
                                          // carry in
                                         // operation select
                                                                                           We had to create an
                                                                                           internal version (op_i) of
the opcode and then type
cast the 3-bit port variable
 output [15:0] dst;
output cout;
                                         // result of ALU
// carry output
                                                                                            to be of op_t.
op_t op_i;
                                                                                           This was because the port
 assign op_i = op_t'(op);
 // an ALU capable of arithmetic,logical, shift, and zero
assign {cout,dst} = (op.i==ADD) ? src1*src2*cin: (op.i==ADD) ? [1*b0,src1 & src2] (op.i==SRFT_L) ? {src1,cin}. (op.i=SRFT_R) ? {src1[0],src1[15],s} 17*h00000;
                                                                                           could not be of type op_t
because it could not be
                                                                                            defined outside the scope
                                                                                           of the module itself
                                                                                           Packages let us do that.
                                                         (src1[0],src1[15],sr
```


```
Packages in System Verilog

With use of package the port op can be defined as opt thus no need for the intermediate signal and cast.

typedef enum logic [3:0] (ADD, AND, XOR, SHFT_L, SHFT_R) opt;
endpackage

module simp_alu
import alu types::*; // import all defined things in alu_types package (input [15:0] src1,src2, input c1:0, op, output [15:0] dst, output cout);

// an ALU capable of arithmetic, logical, shift, and zero // assign {cout,dst} = (op==ADD) ? src1*src2*cin : (op==AND) ? {1*b0,src1*arc2} : (op==AND) ? {1*b0,src1*arc2} : (op==SHFT_L) ? {src1,cin} : (op==SHFT_R) ? {src1[0],src1[15],src1} : 17*h00000;
endmodule
```



51 52