

4


#### Synthesis Priorities


- First there is functionality
  - Is function coded in Verilog same as synthesized netlist?
  - Boolean correct
  - Sequential correct
  - · No uninteded latches or strange clock gating
- Next there are design rules
  - Is the fanout reasonable.
  - Are my transition times fast enough (Hot Electron)
- Finally there are performance criteria
  - Speed
  - Power
  - Area


3


Cost is a function of: Cost(mapping) = -Slack(mapping) + Timing • Power Inthis priority order Area(mapping) + [power(mapping)] Explore mapping space to minimize Mapping refers to the mapping of the logic (elaborated database) to the cell library Synopsys is a bit like the typical ECE Student...Smart, but a touch lazy • Loose Constraints → Loose Design


Synthesis is cost function driven




















#### GUI's are for Children


- GUI's are for learning and some instances of debugging.
- Once you know the tool you will mainly work in shell mode (at least that is my preference):

unix\_prompt>design\_vision -shell dc\_shell


Sample DC Shell Script [1]


13 14


#### 




15 16












19 20









Lets Play...fire up design\_vision

• Code a 64 bit accumulator
• read\_file\_format verilog accum.v
• constrain the clock to 2ns and compile
• check\_design → why are there all these dangling nets?
• report\_hierarchy → note the DW component
• ungroup -all -flatten → compile again
• check\_design & report\_hierarchy again
• report\_timing -delay max
• now constrain clock to 1.5ns and compile again...what did area do
• report\_timing -delay min
• set\_clock\_uncertainty 0.2 clk
• report\_timing -delay min → compile agian
• report\_timing -delay min → why are there still violators
• set\_fix\_hold clk
• compile again

23 24







Compiling the Design

• Useful compile options include:

-map\_effort low | medium | high (default is medium)

-area\_effort low | medium | high (default same as map\_effort)

-incremental\_mapping (may improve already-mapped)

-verify (compares initial and synthesized designs)

-ungroup\_all (collapses all levels of design hierarchy)

• compile\_ultra command

• Two pass high effort compile of the design

• Can sometimes "optimize" away needed logic and result in nonfunctional design. Now allowed for project.

27 28

# Top-Down Compilation Use top-down compile strategy for medium to small designs

• Basic steps are:

29

- · Read in the entire design
- Resolve multiple instances of any design references with **uniquify**
- · Apply attributes and constraints to the top level
- Compile the design using compile or compile\_ultra

29

30

**Example Top-Down Script** # read in the entire design read\_file -library WORK -format verilog {E.v D.v C.v B.v A.v TOP.v} current design TOP # link TOP.v to libraries and modules it references # set design constraints set\_max\_area 2000 (A) # resolve multiple reference What?? uniquify (C) (D) Will cover this # compile the design compile -area\_effort high

## **Bottom-Up Compile Strategy**

- The bottom-up compile strategy
  - Compile the subdesigns separately and then incorporate them
  - Top-level constraints are applied and the design is checked for violations.
- Advantages:
  - · Compiles large designs more quickly (divide-and-conquer)
  - Requires less memory than top-down compile

This is a royal pain in the butt

- Disadvantages pain in the
   Need to develop local constraints as well as global constraints
  - Need to develop local constraints as well as global constraints
     May need to repeat process several times to meet design goals
- Only likely to use if running into serious memory or performance issues

Ungroup Method

• The ungroup command makes unique copies of the design and removes levels of the hierarchy current\_design B ungroup {U3 U4} current\_design top compile

• What are advantages and disadvantages?

31 32

## Flattening Hierarchy

module logic1(input a, c, e, output reg x); always @(a, c, e)  $x = ((\neg a | \neg c) \& e) | (a \& c);$  endmodule

 $z = (\sim f \& x) \mid (f \& y);$ endmodule

 $\begin{aligned} & \text{module logic2(input a, b, c, d, output reg y);} \\ & \text{always } @(a, b, c, d) \\ & y = ((((\sim a|\sim c)\&b) \mid ((a|\sim b)\&c))\&d) \mid ((a|\sim b)\&\sim d); \end{aligned}$ 

 $\label{eq:condition} \begin{array}{ll} module\ logic(input\ a,\ b,\ c,\ d,\ e,\ f,\ output\ reg\ z);\\ wire\ x,\ y;\\ logic1(a,\ c,\ e,\ x);\\ logic2(a,\ b,\ c,\ d,\ y);\\ always\ @(x,\ y,\ f) \end{array}$ 

Flattened Hierarchy

**Unflattened Hierarchy** 

Area: 34.15 Delay: 0.25

Area: 36.15

Delay: 0.25

33

### **Checking your Design**

- Use the **check\_design** command to verify design consistency.
  - Usually run both before and after compiling a design
  - · Gives a list of warning and error messages
  - Errors will cause compiles to fail
  - Warnings indicate a problem with the current design
    - · Try to fix all of these, since later they can lead to problems
    - Use check\_design -summary or check\_design -no\_warnings to limit the number of warnings given
  - Use **check\_timing** to locate potential timing problems
  - Use **report\_contraints –all\_violators** (check everything)

)

# Analyzing your Design [1]

- There are several commands to analyze your design
  - report\_design
    - · display characteristics of the current design
    - · operating conditions, wire load model, output delays, etc.
    - · parameters used by the design
  - report\_area
    - · displays area information for the current design
  - number of nets, ports, cells, references
  - area of combinational logic, non-combinational, interconnect, total

35

# Analyzing your Design [2]

- report\_hierarchy
  - · displays the reference hierarchy of the current design
  - tells modules/cells used and the libraries they come from
- report\_timing

34

- reports timing information about the design
- · default shows one worst case delay path
- report\_resources
- Lists the resources and datapath blocks used by the current design
- Can send reports to files
- report\_resources > cmult\_resources.rpt
- Lots of other report commands available

36

35 36