ECE 551 HW4 (100 pts)

- Due Weds Nov 8th@ 11:55PM
- Work Individually
- Use descriptive signal names
- Comment & indent your code
- Code will be judged on coding style

HW4 Problems 1&2 (10pts) + (10pts)

1. **(10pts)** Complete the Synopsys Design Vision tutorial. Sign below, (preferably in blood).

I, PELYULIN completed the Synopsys Design Vision tutorial. If I had any problems with it, I discussed them with the TA or Instructor, either in person, or through email.

2. (10pts) Project Team Formation

Form a 4 person project team, **Come up with a team name**, and fill in the table below:

Team Name:	GateKeeper
Person1:	PEI YU LIN
Person2:	TINA LI
Person3:	Asish Das
Person4:	Aditi Alpesh Shah

HW4 Problem 3 (20pts) Synthesize your UART

- Started as Exercise17 on Mon Nov 1st • In Ex15 your **UART** tx and **UART** rx were combined to produced a UART transceiver (**UART.sv**). You will now synthesize **UART.sv** and its children (**UART** tx & **UART** rx).
- Write a synthesis script (**UART.dc**) to synthesize your *UART*. The script should perform the following:
 - Defines a clock of 500MHz frequency and sources it to clock
 - Performs a set don't touch on the clock network
 - Defines input delays of 0.4 ns on all inputs other than clock
 - Defines a drive strength equivalent to a 2-input nand of size 2 from the Synopsys 32nm library (NAND2X2 LVT) for all inputs except clock and rst n
 - Defines an output delay of 0.4ns on all outputs.
 - Defines a 0.10pf load on all outputs.
 - Sets a max transition time of 0.15ns on all nodes.
 - Employs the Synopsys 32nm wire load model for a block of size 16000 sq microns
 - Compiles, then flattens the design so it has no hierarchy, and compiles again.
 - Produces a min delay & max delay report
 - Produces an area report
 - Writes out the gate level verilog netlist (**UART.vg**)
- Submit to the dropbox.
 - Your synthesis scripts (**UART.dc**)
 - The output reports for area (**UART area.txt**)
 - The gate level verilog netlist (**UART.vg**)

HW4 Problem 4 (25pts) UART_wrapper/RemoteComm

Started as Exercise14 on Mon Oct 18th • "The Knight" receives a 16-bit command that tells it the navigation moves it

will make via Bluetooth. The Bluetooth module sends this command via UART (a byte based protocol). You need to make a wrapper to package two bytes into


a single 16-bit command.


UART_wrapper **UART** clr_cmd_rdy WRAPPER SM cmd rdy A file UART.v is rx rdy available for download. RX RX rx data[7:0] It simply combines your clr rdy **UART_tx** and **UART_rx** TX TX trmt together in a single tx data[7:0] module. tx done [15:8] cmd[15:0] [7:0]clk rst n trmt resp[7:0] tx done

 Create UART_wrapper.sv (according to the diagram above). Instantiate the downloaded **UART.sv** and then add the simple datapath and control SM around it. We will work on testing it Friday during Exercise 15.

HW4 Problem 4 (25pts) UART_wrapper/RemoteComm

- How are you going to test **UART_Wrapper**? Wouldn't it be nice to have a block that accepted a 16-bit command and sent it as two 8-bit UART transmissions?
- RemoteComm performs the opposite function as UART_wrapper. It takes a 16-bit command and sends it as two 8-bit bytes over UART.
- Create RemoteComm.sv
- Use RemoteComm.sv to create a self-checking test bench for UART_wrapper. Call it CommTB.v.





Submit: **UART_wrapper.sv**, **RemoteComm.sv**, & **commTB.sv** as well as proof your self-checking *commTB* passed.

HW4 Problem 5 (35pts) SPI Tranceiver

Started as Exercise16 on Wed Oct 27th

- Reference Exercise16 for detailed description
 - Submit:
 - ✓ SPI_mnrch.sv
 - ✓ SPI_mnrch_tb.sv
 - ✓ Proof of testbench run (transcript window output).