



Administrative Matters

Readings


2


- Cummings SNUG Paper (Verilog Styles that Kill) (posted on webpage) Quiz on this paper during class on Weds Feb 26th.
- HW2 Due soon (Mon. Sept 28th).







3 4












Behavioral: Combinational vs Sequential Combinational Not edge-triggered All "inputs" (RHS nets/variables) are triggers Does not depend on clock Sequential Edge-triggered by clock signal Only clock (and possibly reset) appear in trigger list Can include combinational logic that feeds a FF or register





9







11 12









15 16

Δ

Cummings SNUG Paper

- Posted on ECE551 website
 - Well written easy to understand paper
 - Describes this stuff better than I can
 - Read it!
- Outlines 8 guidelines for good Verilog coding
 - Learn them
 - Use them

end of section I of Lecture04

17 18

What Have We Learned?

- 1) Sequential elements (flops & latches) should be inferred using non-blocking "<=" assignments
- Combinational logic should be inferred using blocking "=" statements.
- 3) Blocking and non-Blocking statements should not be mixed in the same **always** block.
- 4) Plus 5 other guidelines of good coding outlined in the Cummings SNUG paper.


Engineers are paid to think, Pharmacists are paid to follow rules


• Counters are commonly needed blocks.

Increment logic & mux are combinational → blocking
Flop is seqential. → non-blocking

8-bit counter with reset & enable

19 20





Timer Full Checking • Counters are commonly used as timers to time/delay some amount of time. • Often your "end" condition is when the timer is full. · In many systems the length of a reg [WIDTH-1:0] tmr; timer may be something you need to always @(posedge clk) experiment with. So having a if (clr_tmr) variable width could be handy. tmr <= 0; else • If you initialize to 0 and check for tmr <= tmr + 1; timer full by using a reduction & assign time_over = &tmr; then the rest of the code is "width agnostic".

Note initializing the timer to 0 works because zero is zero at

Presetting a Counter/Register

• The previous example of a parametized WIDTH register worked nicely because the register was initialized to zero.

• What if you have an application where you need a register or counter preset to all 1's? (perhaps a down counter).

• In "old school" verilog there was not a good way to do this. System Verilog, however offers a new feature called a vector fill token.

* reg [WIDTH-1:0] cnt;

always @ (posedge clk)

if (set_cnt)

cnt <= '1; // preset to all 1's


else


cnt <= cnt - 1;


assign not_done = |cnt;


23 24

24











27 28





Verilog Stratified Event Queue


- Need to model both parallel and sequential logic
- Need to make sure simulation matches hardware
- Verilog defines how ordering of statements is interpreted by both simulator and synthesis tools
 - Simulation matches hardware if code well-written
 - Can have some differences with "bad" code
 - Simulator is sequential
 - Hardware is parallel
 - Race conditions can occur



Why Need to Know Event Queue

- In Behavioral Verilog, we describe the **behavior** of a circuit and the synthesizer creates hardware to try to match that behavior.
- The "behavior" is the input/output and timing relationships we see when simulating our HDL.
- Therefore, to understand the behavior we are describing, we must understand the order our statements will be executed in Simulation
- Because the language is designed to express parallelism, the most challenging concept is figuring out the order that Verilog statements will occur in and how this will impact the behavior.

31 32



Simulation Terminology [1]

- These only apply to SIMULATION
- Processes
 - Objects that can be evaluated
 - Includes primitives, modules, initial and always blocks, continuous assignments, tasks, and procedural assignments
- Update event
 - Change in the value of a net or register (LHS assignment)
- Evaluation event
 - · Computing the RHS of a statement
- Scheduling an event
 - Putting an event on the event queue

24

33 34

Simulation Terminology [2]

- Simulation time
 - Time value used by simulator to model actual time.
- Simulation cycle
 - Complete processing of all currently active events
- Can be multiple simulation cycles per simulation time
- Explicit zero delay (#o)
 - Forces process to be inactive event instead of active
 - Incorrectly used to avoid race conditions
 - #o doesn't synthesize!
 - Don't use it


35


Verilog Stratified Event Queue [1]


- Region 1: Active Events
 - Most events except those explicitly in other regions
- Includes \$display system tasks
- Region 2: Inactive Events
 - Processed after all active events
 - #o delay events (bad!)
- Region 3: Non-blocking Assign Update Events
 - Evaluation previously performed
- Update is after all active and inactive events complete
- · Region 4: Monitor Events
 - Caused by \$monitor and \$strobe system tasks
- Region 5: Future Events
 - Occurs at some future simulation time
 - · Includes future events of other regions
 - $\bullet\,$ Other regions only contain events for CURRENT simulation time


36


35 36

















What Do I Need to Know?


- Don't need to memorize
 - Exact Simulation model
 - The process of activating events from a region
- <u>Do</u> need to understand
 - Order statements are evaluated
 - Active, Non-Blocking, and Future Regions
 - \$display vs. \$strobe vs. \$monitor
 - Separation of evaluation and update of non-blocking
- Exam will have a question related to event queue


End of section II of Lecture04











```
Example: Comparator

module compare_4bit_behave(output reg A_lt_B, A_gt_B, A_eq_B, input [3:0] A, B);

always_comb begin

//// default outputs to prevent latches ////
A_lt_B = 0;
A_gt_B = 0;
A_eq_B = 0;
if (A=B)
A_eq_B = 1;
else if (A<B)
A_lt_B = 1;
else
A_gt_B = 1;
else
H_gt_B = 1;
else
Flesh out this implementation
Hint: a if...else if...else statement works well for implementation
```

```
Example: Comparator

module compare_4bit_behave(output reg A_lt_B, A_gt_B, A_eq_B, input [3:0] A, B);

always_comb begin

if (A==B) begin
    A_lt_B = 0;
    A_eq_B = 1;
    A_gt_B = 0;
    end else if (A<B) begin
    A_lt_B = 0;
    A_qt_B = 1;
    end
end
end
end
endmodule
```