

Instructors

Eric Hoffman

- Teaching Faculty
- 25+ years industry experience doing Integrated Circuit & System design
 - 10 years at Intel
 - 7+ years at ZMD (Mixed signal, Analog/Digital IC's)
 - 9+ years as independent consultant
- Instructing experience:
 - ECE555, ECE554, ECE552, ECE551, ECE353, ECE352

Harish Batchu= TA

2

4

• harishbabu.batchu@wisc.edu

1

Instructor and TA Office Hours

3

- Eric Hoffman3615EH & MS Teams

 - Office Hours

 Mon & Thurs: 2:30 to 4:00PM & Thurs 2:30 4:00 (3615EH). Sun: 9:30 10:30PM (MS Teams)

 email = erichoffman@wisc.edu but use ece551_staff@g-groups.wisc.edu
- TA = Harish Batchu

 - Location = B555 & MS Teams
 Tues 5:30 6:30PM (B555), Weds 6:30 8:00PM (MS Teams)
 Available via email: harshbabu.batchu@wisc.edu
- UGSAs = Khailanii Slaton & Abhipriya Bansal
 - Help during in class exercises.
- Discussion Sessions hosted by Harish
- Tuesday 6:45 7:45, in person in 2535EH
 Thursday 6:45 7:45PM, via General Channel of MS Teams.
- Some weeks discussion will be tutorials
- In fact your first discussion will be ModelSim/QuestaSim Tutorial

Course Goals

- Provide knowledge and experience in:
 - Digital circuit design using a HDL (Verilog & SVerilog)
 - HDL simulation
 - Good practices in digital design verification
 - How to build self checking test benches
 - Synthesis of dataflow and behavioral designs
 - Optimizing hardware designs (timing, area, power)
 - · Basic static timing analysis concepts
 - Introduce APR (Auto Place & Route)
 - Design tools commonly used in industry
- Teach you to be able to "think hardware" first, then code it in an HDL.

Course Structure (mostly inverted)

- Video Lectures (with subsequent quizzes)
- Hands on Exercises every week using: ModelSim/Quartus/Synopsys
- Exercises

5

- Most individual, some as team of 2
- Verilog DUT and testbench creation & simulation
- Sometime mapping it to std cell (Synopsys)
- First few classes will be more quizzes on material because we do not have enough experience yet to do any meaningful "real work".

5

5

Course Materials

6

- Canvas webpage:
- What the Website will have:
 - Lecture Notes (I will try to stay 1 week ahead of class)
 - Lecture Videos and Quizzes

Course Website

- In Class Exercise Descriptions with introvideos
- Homework Assignments
- Tutorials & Supplemental Information
- Project Information
- Exams Info

Lecture Slides

- No Textbook Necessary
 - Can get by with the Standards & Lecture slides
- Standards
 - IEEE Std.1364-2001, IEEE Standard Verilog Hardware Description Language, IEEE, Inc., 2001.
 - IEEE Std 1364.1-2002, IEEE Standard for Verilog Register Transfer Level Synthesis, IEEE, Inc., 2002
- Tutorials on Canvas page for various CAD tools used
- · Other useful readings

_

What You Should Already Know

Principles of basic digital logic design (ECE 352)

Number representations (unsigned, signed, Hex & Binary)

• Boolean algebra

Gate-level design

• K-Map minimization

Finite State Machines

• Basic datapath structures (adders, shifters, SRAM)

• Some basic ModelSim and verilog from ECE352 AHW's

• How to log in to CAE machines and use a Linux shell

=

Evaluation and Grading

- Approximately: Graded on a curve. Class average grade will be around 3.25
 - 15% Homework
 - 11% Quizzes on video lectures (lowest 1 score dropped)
 - 10% In class exercise results (lowest 2 scores dropped)
 - 2% Cummings paper & Sutherland/Mills paper quizzes
 - 22% Project (4 person teams)
 - 20% Midterm
 - 20% Final
- Homework due 11:55PM on due date
 - 15% penalty for each late period of 24 hours
 - Not accepted >48 hours after deadline

Class Project

- Work in groups of 4 students
- Design, model, simulate, synthesize, and test a complex digital system.
- Most important single component of grade & class
 - · In class exercises focus on building components needed
 - · Homework problems that build toward the project
 - · Exams will have some questions project related
- Final code review and testing will be detailed
- More details coming later in the course

10

10

9

Course Tools

- Industry-standard design tools:
 - Modelsim/QuestaSim HDL Simulation Tools (Mentor/Siemens)
 - Design Vision Synthesis Tools (Synopsys)
- Tutorials will be available for all tools
 - Modelsim tutorials next week, (only attend one of these)
 - Monday 6:45 8:00 held online MS Teams
 - Tuesday 5:30 6:45 held in B555 (in liu of Harish's office hours)
 - \bullet Tuesday $6{:}45-8{:}00$ held in B555 (in liu of discussion)
 - · Design Vision tutorial a 6 to 7 weeks later
 - Tool knowledge will be required to complete homeworks
 - · Harish will be a resource for help on tools

1

Semester Specific Video (TA, office hours times, tutorial times,...) ends here.

11 12

What You Should Get From This Class

- This class will teach you how to use Hardware Description Languages (HDLs) to design, verify, and realize digital logic
- You will learn how to synthesize HDLs into hardware using the same tools used in industry
- You will participate in the always enlightening process of working to design a digital system in a team environment
- By the end of this course, most of you should be qualified for an entry-level job or internship at an IC design firm (AMD, ARM, Intel, Micron, Nvidia, Qualcomm, ...)


Digital Design Process

Specification Planning Design Entry Functional Test

Synthesis Post-Synthesis APR, Parasitic Extraction A Tining Checks Manufacture A Hardware Validation

14

13





What is an HDL?


- This is not an HDL class...this is a digital design class.
- HDL = Hardware Description Language
 - Allows for modeling & simulation (with timing) of digital designs
 - Can be synthesized into hardware (netlist) by synthesis tools (Synopsys, Ambit, FPGA compilers)
 - · Two major standards in industry & academia
 - ✓ Verilog/Sverilog (Flexible, loose, more common in industry)
 - √ VHDL (Strongly typed, more common in defense and automotive)


✓ Having used both I prefer Verilog. This course will use Verilog

15 16









Why Use an HDL?

- Enables Larger Designs
 - More abstracted than schematics, allows larger designs.
 - Register Transfer Level Description
 - Wide datapaths (16, 32, or 64 bits wide) can be abstracted to a single vector
 - Synthesis tool does the bulk of the tedious repetitive work vs schematic capture
 - · Work at transistor/gate level for large designs: cumbersome
- Portable Design

21

 Behavioral or dataflow Verilog can be synthesized to a new process library with little effort (i.e. move from 45nm to 22nm process)

22

Why Use an HDL? (continued)

- Better Validated Designs
 - · Verilog itself is used to create the testbench
 - ✓ Flexible method that allows self checking tests
 - ✓ Unified environment
 - Synthesis tools are very good from the boolean correctness point of view
 - ✓ If you have a logic error in your final design there is a 99.999% chance that error exists in your behavioral code
 - Errors caused in synthesis fall in the following categories
 - Timing
 - Bad Library definitions
 - Bad coding style...sloppyness

23

Why Use an HDL? (continued)


- Portable Design (continued)
 - Verilog written in ASCII text. The ultimate in portability. Much more portable than the binary files of a GUI schematic capture tool.
- Explore larger solution space
 - Synthesis options can help optimize (power, area, speed)
 - Synthesis options and coding styles can help examine tradeoffs
 - Speed
 - Power
 - area


22

Other Important HDL Features

- Are highly portable (text)
- Are self-documenting (when commented well)
- Describe multiple levels of abstraction
- Represent parallelism
- Provides many descriptive styles
 - Structural
 - Register Transfer Level (RTL) or dataflow
 - Behavioral
- Serve as input for synthesis tools

24





Standard Cells

• Library of common gates and structures (cells)

• Decompose hardware in terms of these cells

• Arrange the cells on the chip

• Connect them using metal wiring

FPGAS

"Programmable" hardware

Use small memories as truth tables of functions

Decompose circuit into these blocks

Connect using programmable routing


SRAM bits control functionality


FPGA Tiles

PORT TILES

28

27





Can Coding Affect Synthesis?


- Since HDLs try to abstract hardware design, do we even have to consider the hardware?
 - Good hardware design requires ability to analyze a problem to find simplifications
 - Multiple variables: throughput, area, latency, power
 - Finding an optimal hardware implementation is a computationally complex problem. The synthesis tools need guidance on where to start
- Optimization issues
 - if (x != 0) vs. if((x <= -1) || (x >= 1))
 - What hardware might this generate?


Can Coding Affect Synthesis?

| if (x!= 0) | => If any bit of x is 1 then it is not zero.

| Assume x[7:0] is 8-bit vector | X[0] | X[1] | X[7:0] |

31 32





```
Good HDL "Self Comments"
module xyz123 (A, B);
      input [3:0] A;
                                BAD
      output B;
     //module contents
endmodule
module doomsday machine (
      input [3:0] crystals,
      output earthquake
                                GOOD
);
     //module contents
endmodule
```

```
Verilog Basics (declaring signal ports)
• Declare direction of port
   • input

    output

   • inout (bidirectional)
• Scalar (single bit) - don't specify a size
   input
                cin;

    Vector (multiple bits) - specify size using range (before signal)

   • Range is MSB to LSB (left to right)

    Don't have to include zero if you don't want to... (D[2:1])

    output

               [7:0] OUT;
   • input
                [o:4] IN;
```

```
Verilog Basics (common mistake)
 odule mux4tol(
  input sel[1:0],
input d_in[3:0],
                                                           What's wrong with this?
  output d_out
                                                           This is actually an array
                                                           of 2 1-bit wide signals.
 assign d_out = (sel==2'b00) ? d_in[0]
(sel==2'b01) ? d_in[1]
(sel==2'b10) ? d_in[2]
                                                           not a single 2-bit wide
                                                           signal.
                                                           Proper declaration is:
                      d_in[3];
                                                              input [1:0] sel;
endmodule
However, this part is correct. Bit selection of a vector does occur
Yes...that is kinda messed up and inconsistent.
```

```
Verilog Basics (declaring internal signals)
 odule mult accum(
input [7:0] A_op,B_op,
input [15:0] accum,
output [15:0] result
                                                                        Study this multiply
                                                                        accumulate
                                                                        module.
                                                                        It has an internal signal (product)
wire [15:0] product;
                                                                        involved in the
  /// First multiply to form product ///
assign product A_op * B_op; // infer HW multiplier
                                                                        calculation.
        hen accumulate to form result ///
                                                                        This 16-bit vector
  assign result = accum + product;
                                                                        had to be declared.
   This is a purely combinational implementation (no flops). Product
   comes from a hardware multiplier (bunch of combinational logic).
   It is declared as type {\tt wire}. This is a net type used for anything driven
   by combinational logic (structural or dataflow verilog).
   All our module inputs/outputs default to type wire.
```

37

```
Verilog Basics (declaring internal signals)
                                                                               This version of
  input clk,
input [7:0] A_op,B_op,
input [15:0] accum,
                                                                               mult accum flops
                                                                               the result of the
  output [15:0] result
                                                                               multiply before accumulating.
   reg [15:0] product;
                                                                               So now product
                                                                               represents the
  /// First multiply & flop to form product ///
                                                                               output of flops.
  always @(posedge clk)
product <= A_op * B_op;</pre>
                                         // infer HW multiplier
                                                                               It has now been
                                                                               declared as type
  /// Then accumulate to form result ///
assign result = accum + product;
                                                                               req
endmodule
 Any signal assigned to in an always block had to be declared as type reg
So...if we are inferring a flop use type {\tt reg}, and if we are inferring combinational use type {\tt wire}...{\sf OK}, good I got it! (not quite so clean cut)
                                                                                                   39
```

```
Verilog Basics (wire vs reg vs logic)
module mult accum(
 input clk,
input [7:0] A_op,B_op,
input [15:0] accum,
                                                                            System verilog
                                                                           introduced the type
                                                                           logic which is a superset of reg
  output logic 15:0] result
  logic [15:0] product;
                                                                           Type logic can be
  /// First multiply & flop to form product ///
always @(posedge clk)
product <= A_op * B_op; // infer hw mult</pre>
                                                                           used for combinational or
                                       // infer HW multiplier
                                                                           flops, You should
still know what you
  /// Then accumulate to form result ///
                                                                           are making, but use of type logic
 always @ (posedge clk)
result <= accum + product;
                                                                            can mitigate
                                                                            almoying errors.
Any signal assigned to in an always block had to be declared as type
This module now flops the result too, so result had to be declared a
type logic (port inputs/outputs default to type wire if not specified)
                                                                                               40
```

39 40

Module Coding Styles

- Modules can be specified different ways
 - Structural connect primitives and modules
 - Dataflow- use continuous assignments
 - Behavioral use initial and always blocks
- A single module can use more than one method!
- Dataflow & Behavioral will be covered in following lectures. Structural will be reviewed here. (I say reviewed because you did some of this in 352).

42

41

Structural

- A schematic in text form (i.e. A netlist)
- Build up a circuit from gates/flip-flops
- Gates are primitives (part of the language)
- · Flip-flops themselves described behaviorally
- Structural design
 - Create module interface
 - · Instantiate the gates in the circuit
 - · Declare the internal wires needed to connect gates
 - Put the names of the wires in the correct port locations of the gates
 - · For primitives, outputs always come first

Primitives

43


- No declarations can only be instantiated
- Output port appears before input ports
- Optionally specify: instance name and/or delay (discuss delay later)


```
and N25 (Z, A, B, C); // name specified
and #10 (Z, A, B, X),
        (X, C, D, E); // delay specified, 2 gates
and #10 N30 (Z, A, B); // name and delay specified
```


44


Structural Example module majority (major, V1, V2, V3); output major; input V1, V2, V3; N1 wire N1, N2, N3; and A0 (N1, V1, V2), A1 (N2, V2, V3), A2 (N3, V3, V1); or Or0(major, N1, N2, N3); majority endmodule

```
Structural Example (continued)
module full_add (A, B, Ci, S, Co);
                                                   Built in primitives like and, or,
                                                   nand, nor, xor assume output
signal first followed by inputs.
 input A, B, Ci;
 output S, Co;
                                                   Gates can be any width.
                                                   Instance name is optional for
 // Sum is XOR of inputs
                                                   primitives but recommended
 xor iSUM (S, A, B, Ci);
                                                   Instantiating another module is a
 // Co is the majority of inputs
                                                   form of structural verilog. Module name of block you are instantiating
 majority iCO(.V1(A), .V2(B), .V3(Ci),
                                                   comes first.
                  .major(Co));
                                                   When it is a unit you defined the
endmodule
                                                   instance name is not optional
                                                  Shown here is "named" connection. There is a "connect by reference order"...don't use it.
```










Empty Port Connections Example: module dec_2to4 (A, E_n, D); dec_2to4 iDEC(.A(X), .D(word)); // E_n is high impedence dec_2to4 iDEC(.A(X), .E_n(W_n),); // Outputs D[3:0] unused. General rules Empty input ports => high impedance state (z) Empty output ports => output not used Specify all input ports anyway! Z as an input is very bad...why? Helps if no connection to output port name but leave empty: dec_2_4_en_DX(.A(X[3:2]), .E_n(W_n), .D());

Why Know Structural Verilog?

- Code you write to be synthesized will almost all be dataflow or behavioral
- You will write your test bench primarily in behavioral
- What needs structural Verilog?
 - Building hierarchy (instantiating blocks to form higher level functional blocks)
 - Synthesis tools output structural verilog (gate level netlist). You need to be able to read this output.

52

51 52




FSM Review

- Combinational and sequential logic
- Often used to generate control signals
- Reacts to inputs (including clock signal)
- Can perform multi-cycle operations
- Examples of FSMs
 - Counter
 - · Vending machine
 - Traffic light controller
 - · Bus Controller
 - Control unit of serial protocol (like RS232, I2C or SPI)

54

53 54



FSMs


- Moore
 - Output depends only on current state
 - Outputs are synchronous (but not necessarily glitch free)
- Mealy


56


- Output depends on current state and inputs
- Outputs can be asynchronous
 - ✓ Change with changes on the inputs
- Outputs can be synchronous
 - ✓ Register the outputs
 - ✓ Outputs delayed by one cycle


56

55









59 60

