ECE 551

Digital Design And Synthesis Fall '21

UVM & Object Oriented Test Benches

Administrative Matters

- Should be working on Project Stuff
 - TourLogic
 - TourCmd
 - Top Level Testbench
 - Synthesis of Toplevel

UVM

What is UVM?

- Universal Verification Methodology
- Object Oriented approach for reusability
- Created for the need to automate verification
 - As an example UVM allows dynamically configurable test-bench
 - Allows compiling test-bench once and run with different arguments, stimulus to cover all scenarios
 - Big Designs 1000 tests * 5 min compile time per test = That's 5000 min saved !!

UVM: We can only scratch the surface

Universal Verification Methodology(UVM) based on:

- System Verilog Object-Oriented Programming
- Dynamically generated objects to specify TB
- Transaction level communication between objects
- Stimulus UVM sequences
- We only have enough time to introduce some OOP portions of system Verilog in relation to UVM.

SV: Object Oriented Programming

Enables OOP through **class** data type

- Code Re-use
 - □Implement functionality in TB, re-use it to create more complex functionality without knowing internal details Encapsulation
- Code maintainability
 - Write common code in one place, access it anywhere from your test-bench

SV Classes

A class is a type

-Contains data referred to as class properties

-Contains subroutines (task/functions) referred to as

class methods

```
typedef enum reg[1:0] {IDLE,RUN, ...} cmd_t;

class Packet;
  cmd_t Command;
  int Status;
  logic [31:0] Data [0:255];

function int GetStatus();
  return(Status);
  endfunction : GetStatus

  task SetCommand (input cmd_t a);
    Command = a;
  endtask : SetCommand
endclass : Packet
```

SV Classes

Classes are dynamically created objects (class instance)

- Every class has a method new() call the constructor
- It can be explicitly specified or built-in
- It can take input aruguments or not


```
typedef enum reg[1:0] {IDLE,RUN, ...} cmd_t;

class Packet;
  cmd_t Command;
  int Status;
  logic [31:0] Data [0:255];
  function int GetStatus();
   return(Status);
  endfunction : GetStatus
  task SetCommand (input cmd_t a);
   Command = a;
  endtask : SetCommand
endclass : Packet
```

Class Packet has no explicit method new()

```
Packet myPkt = new;
```

Invoking constructor *new* creates an instance of class *Packet* called *myPkt*




SV Classes (more constructor examples)

```
typedef enum reg[1:0] {IDLE,RUN, ...} cmd t;
class Packet;
  cmd t Command;
  int Status;
  logic [31:0] Data [0:255];
  function new();
    Command = IDLE;
  endfunction
  function int GetStatus();
    return (Status);
  endfunction : GetStatus
  task SetCommand (input cmd t a);
    Command = a;
  endtask : SetCommand
endclass : Packet
```

```
Packet myPkt = new;
```

Invoking constructor *new* creates an instance of class *Packet* called *myPkt*




 In this example the class contains an explicit constructor function new that initializes the member Command to IDLE.

SV Classes (more constructor examples)

```
typedef enum reg[1:0] {IDLE,RUN, ...} cmd t;
class Packet;
  cmd t Command;
  int Status;
  logic [31:0] Data [0:255];
  function new(input int a);
    Command = IDLE;
    Status = a;
  endfunction
  function int GetStatus();
    return (Status);
  endfunction : GetStatus
  task SetCommand (input cmd t a);
    Command = a;
  endtask : SetCommand
endclass : Packet
```

```
Packet myPkt = new(5);
```

Invoking the constructor with an input argument.




 In this example the constructor function takes an input argument that allows flexibility in the initialization of the instance created.


Inheritance

Classes can inherit properties and methods from other classes:

- Derived class
- Allows customization in derived class without modifying known good functionality of parent class



Design Example: ALU



Design Example: ALU


Opcode description for ALU –

Operation	Opcode
No_op	3'booo
Add_op	3'boo1
And_op	3'bo10
Xor_op	3'b011
Mul_op	3'b100
Unused	3'b101 - 3'b111

 For this design let's create Object Oriented based testbench


Design Example: ALU

- Waveform for ALU
 - Start must remain high and operator, operands remain stable until ALU raises done signal and



Object Oriented TB for ALU

Testbench contains one module and four classes –



System Verilog: Interface (allows one to encapsulate an interface)

- System Verilog interface encapsulate port signals in a test-bench – First step in modular test-bench
- This makes it easy to share signals between modules/objects

```
interface tiny_alu_bfm;
bit [7:0] A;
bit [7:0] B;
bit clk;
bit reset_n
bit [2:0] op
bit start
wire done
wire [15:0] result;
...
endinterface
```

Interface to ALU is defined and can be reused.

Interface is named: tiny_alu_bfm

- bfm = Bus Functional Model
- BFM is a term you will hear a lot and typically refers to an interface and a set of tasks associated with that interface that allow you to drive stimulus and check response.

BFM: interface & tasks/functions for stimulus/response

```
interface tiny_alu_bfm;
bit [7:0] A;
.
.
.
.
wire done
wire [15:0] result;
```

BFM tasks called inside TB classes to drive/monitor

```
task reset_alu();
    reset_n = 1'b0;
    @(negedge clk);
    @(negedge clk);
    reset_n = 1'b1;
    start = 1'b0;
endtask : reset_alu
```

```
task send op input byte iA, input byte iB,
  input operation t iop, output shortint alu result);
    if (iop == rst op) begin
       @(posedge clk);
       reset n = 1'b0;
       start = 1'b0;
       @ (posedge clk);
       #1;
       reset n = 1'b1;
    end else begin
       @(negedge clk);
       op set = iop;
       A = iA;
       B = iB;
       start = 1'b1;
       if (iop == no op) begin
          @(posedge clk);
          #1;
          start = 1'b0;
       end else begin
```

Testbench class

```
class testbench;
   virtual tinyalu bfm bfm;
   tester
             tester h;
             coverage h;
   coverage
   scoreboard scoreboard h;
   function new (virtual tinyalu bfm b);
       bfm = b;
   endfunction : new
```

Object's world equivalent of module's port list. Object access signal by getting a handle to system verilog interface defined previously

Getting the handle to the interface into the bfm variable. Handle would be passed by top level module which instantiates testbench class

Testbench class: continued

```
task execute();
                  = new(bfm);
      tester h
      coverage h
                   = new(bfm);
      scoreboard h = new(bfm);
      fork
         tester h.execute();
         coverage h.execute();
         scoreboard h.execute();
      join none
   endtask : execute
endclass : testbench
```

Execute task instantiates the lower level class objects passing bfm interface handle and also launches their execute method

This is same as instantiating three modules, each with its own initial or always block

Top Level Module

tinyalu DUT (.A(bfm.A), .B(bfm.B), .op(bfm.op),

```
.clk(bfm.clk), .reset n(bfm.reset n),
                .start(bfm.start), .done(bfm.done), .result(bfm.result));
  tinyalu bfm
                   bfm();
   testbench
                testbench h;
   initial begin
      testbench h = new(bfm);
      testbench h.execute();
   end
endmodule : top
```

import tinyalu pkg::*;

`include "tinyalu macros.syh"

module top;

Tinyalu_pkg defines the four classes

```
DUT and BFM are instantiated
Variable 'testbench_h' -- an object of test-
bench class is declared
```

BFM handle is passed to test-bench object TB object can use task in BFM to drive, monitor signals

Execute task method in testbench class is called

Tester class (drives the stimulus)

```
class tester;

virtual tinyalu_bfm bfm;

function new (virtual tinyalu_bfm b);

bfm = b;
endfunction : new
```

Execute task generates random transaction and drive them using BFM interface send_op defined earlier

```
task execute():
  byte
             unsigned
                               iA;
  byte
          unsigned
                               iB;
  shortint
              unsigned
                               result
  operation t
                               op set;
  bfm.reset alu();
  op set = rst op;
  iA = get data();
  iB = get data();
  bfm.send op(iA, iB, op set, result);
  op set = mul op;
  bfm.send op(iA, iB, op set, result);
```

bfm.send op(iA, iB, op set, result);

Get_data() is just a task that assigns a random byte for input stimulus. Defined elsewhere (in code we didn't look at)

Tester class is not bothered about protocol level details of sending command !!

Taken care by one piece of code i.e. bfm interface

Scoreboard class (The self checking part)

```
class scoreboard;
     virtual tinyalu bfm bfm;
                                              Scoreboard class checks that DUT is
                                              working. Usual declarations as before
  function new (virtual tinyalu bfm b);
    bfm = b;
  endfunction : new
  task execute();
                                             Waits on posedge of done and checks
     shortint predicted result;
                                             the predicted output by monitoring signals
     forever begin : self check
                                             via BFM interface
        @ (posedge bfm.done)
      #1;
          case (bfm.op set)
            add op: predicted result = bfm.A + bfm.B;
            and op: predicted result = bfm.A & bfm.B;
            xor op: predicted result = bfm.A ^ bfm.B;
            mul op: predicted result = bfm.A * bfm.B;
          endcase // case (op set)
        if ((bfm.op set != no op) && (bfm.op set != rst op))
          if (predicted result != bfm.result)
            Serror ("FAILED: A: %0h B: %0h op: %s result: %0h",
                    bfm.A, bfm.B, bfm.op set.name(), bfm.result);
```

end : self checker

endtask : execute

Putting it together

- Coverage class would perform code coverage metrics.
 Not covered here.
- We created simple test-bench using objects instead of modules
- Top level module declares object, instantiate and launch them all in their own thread.
- Now, this test-bench has the flexibility and re-use power of OOP
- UVM is a complex topic worthy of its course. It has become widely used in industry.

References

- UVM primer Book by Ray Salemi
- Course http://www.cerc.utexas.edu/~jaa/ee382m-verif/
- Slides created from content of Kushagra Garg