

Motivation for CRV (Constrained Random Verification)

· Directed functional testing requires you to think about all possible scenarios. You are a human (therefore wed) you will miss some corner cases. Plus...doe says the deliberation of the reference week you will miss some corner cases. Plus...doe says the missing and implementing all possible corner or in the deliberation of the possible corner or in the deliberation of the possible cases, many of which are invalued to the same of the possible cases, many of which are invalued to the possible cases, many of which are invalued to the possible cases, many of which are invalued to the possible cases.

What we need is some way to constrain the random values to values of interest.

· System Verilog added amazing level of support for constrained random testing.

2

Declaring a rand signal


- Unlike logic and reg which are 4-value logic (0,1,x,z), type bit has only 0,1. The type bit is typically used for random vectors.
- The keyword rand (or randc) modifies a signal declaration to enable randomization. The built in method (randomize()) can be applied to signals declared with this modifier.


rand bit [7:0] rand_byte;

3

- randc (cylical) ensures every possible random value of the signal is used before it repeats a number. rand does not have this constraint.
- Many forms of constraints can be placed on these random vectors. This occurs within the context of a class.

Constraining a rand/randc signal class myPacket; rand bit [1:0] mode; randc bit [2:0] key; // cyclic (all allowed values used before repeating) constraint c_mode1 { mode < 3; }
constraint c_key1 { key > 2; key <7; }</pre> // mode can be 00, 01, 10 // key in [3,6] set endclass module demo(); myPacket pkt; // declare packet of class myPacket initial begin // class constructor assert (pkt.randomize()); // call the built in randomize method \$display("mode = %d, key = %d",pkt.mode,pkt.key);






```
System Verilog Support for Random Testing
            · Can also create/control distributions.
     class stim_t
rand bit [1:0] func;
      rand bit src1sel,src2sel,cin;
                                                    99% of all RF values will fall in the range 0x0000 to 0x003F and 1% will fall in remaining range.
      rand bit [15:0] instr,RF,mem;
      contraint RF_lim {
    RF dist {[16'h0000:16'h003F]:=99,[16'h0040:16'hFFFF]:=1};
     endclass
     initial begin
  stim_t stim = new();
                                           // class constructor
      for (x=0; x<10; x++) begin
        stim.randomize();
                                           // built in method (generate set of stimulus)
       func = stim.func;
                                           // assign stimulus vector
     end
```


```
Full Solution

module datapath_tb();

/// Define stimulus vectors //
// Define stimulus vect
```

7





For Loops & Synthesis • Can a For Loop be synthesized? • Yes, if it is fixed length • The loop is "unrolled" reg [15:0] countmem [0:7]; integer x; always @(posedge clk) begin for (x = 0; x < 8; x = x + 1) begin countmem[x] <= countmem[x] +1; end end

For Loops & Synthesis

These loops are unrolled when synthesized

That's why they must be fixed in length!

Loop index is type integer but it is not actually synthesized

Example creates eight 16-bit incrementers.

What if loop upper limit was a parameter?

Unnecessary Calculations

- Expressions that are fixed in a for loop are replicated due to "loop unrolling."
- Solution: Move fixed (unchanging) expressions outside of all loops.

```
 \begin{array}{l} \textbf{for } (\mathsf{x} = \mathsf{0}; \, \mathsf{x} < \mathsf{8}; \, \mathsf{x} = \mathsf{x} + 1) \, \textbf{begin} \\ \textbf{for } (\mathsf{y} = \mathsf{0}; \, \mathsf{y} < \mathsf{8}; \, \mathsf{y} = \mathsf{y} + 1) \, \textbf{begin} \\ \text{index} = \mathsf{x}^*\mathsf{8} + \mathsf{y}; \\ \text{value} = (\mathsf{a} + \mathsf{b})^*\mathsf{c}; \\ \text{mem[index]} = \text{value}; \\ \textbf{end} \\ \textbf{end} \end{array}
```

Which expression(s) should be moved?

13 14

More on Loops & Synthesis

- A loop is static (data-independent) if the number of iterations is fixed at compile-time
- Loop Types
 - Static without internal timing control
 - · Combinational logic
 - Static with internal timing control (i.e. @(posedge clk))
 ✓ Sequential logic
 - Non-static without internal timing control
 ✓Not synthesizable
 - Non-static with internal timing control (i.e. @(posedge clk))
 ✓ Sometimes synthesizable, Sequential logic

..

Static Loops w/o Internal Timing

- · Combinational logic results from "loop unrolling"
- Example

```
always@(a) begin

andval[0] = 1;

for (i = 0; i < 4; i = i + 1)

andval[i + 1] = andval[i] & a[i];

end
```

- What would this look like?
- For registered outputs:
 - Change sensitivity list 'a' with 'posedge clk'

Static Loops with Internal Timing

 If a static loop contains an internal edge-sensitive event control expression, then activity distributed over multiple cycles of the clock

```
always begin

for (i = 0; i < 4; i = i + 1)


@(posedge clk) sum <= sum + i;


end
```


- What does this loop do?
- Does it synthesize?...Yes, but...

16


15 16







FSM Replacement for Loops Not all loop structures supported by vendors • Can always implement a loop with internal timing using an FSM • Can make a "while" loop easily Often use counters along with the FSM All synthesizers support FSMs! Synopsys supports for-loops with a static number of iterations



Generated Instantiation

Generate statements → control over the instantiation/creation of:

Modules

gate primitives

continuous assignments


initial blocks & always blocks


Generate instantiations resolved during "elaboration" (compile time)

When module instantiations are linked to module definitions

Before the design is simulated or synthesized – this is NOT dynamically created hardware

21 22





23 24

Generate-Conditional A generate-conditional allows conditional ($\underline{pre-synthesis}$) instantiation using $\underline{if-else-if}$ constructs module multiplier(a ,b ,product); parameter a_width = 8, b_width = 8; These are **localparam** product_width = a_width+b_width; parameters, input [a_width-1:0] a; input [b_width-1:0] b; not variables! output [product_width-1:0] product; generate **if** ((a_width < 8) || (b_width < 8)) CLA_multiplier #(a_width,b_width) u1(a, b, product); else WALLACE_multiplier #(a_width,b_width) u1(a, b, product); endgenerate endmodule

```
Generate-Case
 A generate-case allows conditional (pre-synthesis) instantiation using
  case constructs
 See Standard 12.1.3 for more details
module adder (output co, sum, input a, b, ci);
 parameter WIDTH = 8;
 generate
   case (WIDTH)
     1: adder_1bit x1(co, sum, a, b, ci); // 1-bit adder implementation
     2: adder_2bit x1(co, sum, a, b, ci); // 2-bit adder implementation
     default: adder_cla #(WIDTH) x1(co, sum, a, b, ci);
   endcase
 endgenerate
endmodule
                        Of course case selector has to be
                        deterministic at elaborate time, can not be
                        a variable. Usually a parameter.
```

25 26

```
Generate-Conditional (FAST_SIM)

• Sometimes we need a way to accelerate the function of a block so it is practical to simulate.

module IR_intf(input clk, rst_n, line_present, output [11:0] IR_R0, ...);


parameter FAST_SIM = 0;
...
generate if (FAST_SIM) begin
assign next_round = &timer[13:0];
assign settled = &timer[10:0];
end else begin
assign next_round = &timer;
assign settled = &timer[12:0];
endgenerate
endmodule
```


27


Synthesis of x and z


- Only allowable uses of x is as "don't care", since x cannot actually exist in hardware
 - in casex or case inside()
 - in defaults of conditionals such as:
 - The **else** clause of an **if** statement
 - The **default** selection of a **case** statement
- Only allowable use of **z**:
 - Constructs implying a 3-state output


28




















































Conditional Multipler — One More Time • If you know ahead of time that you want two muxes and one multiplier, describe that directly! • Don't rely on the synthesis tool to improve inefficient HDL; describe what you want first. • Caveat: You have to know what you want. module multcond2 (output reg [31:0] out, input [31:0] a, b, c, d, input sel); wire [31:0] opl, op2; assign opl = sel ? a : c; assign opl = sel ? a : c; assign opl = sel ? b : d; always 8(*) begin out = opl * op2; endmodule


Late-Arriving Signals

- After synthesis, we will identify the critical path(s) that are limiting the overall circuit speed.
- It is often that one signal to a datapath block is late arriving.
- This signal causes the critical path...how to mitigate?:
 - · Circuit reorganization
 - √ Rewrite the code to restructure the circuit in a way that minimizes the delay with respect to the late arriving signal
 - · Logic duplication
 - ✓ This is the classic speed-area trade-off. By duplicating logic, we can move signal dependencies ahead in the logic chain.


48










51 52









Conclusions

- The designer is responsible for some optimizations that cannot be achieved by the synthesis tool.
- It takes a lot of knowledge to be an expert designer
 - Hardware Design
 - HDL
 - Synthesis Tool
- One of the largest roles of the designer is to understand tradeoffs and make appropriate decisions

57