## Lecture09&10Quiz

Due Nov 12 at 11:55pmPoints 8Questions 8Available Nov 5 at 9:55am - Nov 12 at 11:59pmTime Limit 11 Minutes

This quiz was locked Nov 12 at 11:59pm.

## **Attempt History**

	Attempt Time Score		Score	
LATEST	Attempt 1	11 minutes	7.42 out of 8	

(!) Correct answers are hidden.


Score for this quiz: **7.42** out of 8 Submitted Nov 12 at 10:17pm This attempt took 11 minutes.

D	9	4	H	s١

Question 1	0.67 / 1 pts
Which of the following are technology independent (library) steps of synthesis optimization?	t (independent of cell
☐ Upsizing gate for more drive strength	
Using an adder/subtractor block for a mutually exclusion operation.	sive add vs subtract
Choosing a CLA topology over a RCA topology	
buffering a signal on a critical path	
sharing common boolean terms when forming tw	o or more signals

1 of 6 12/20/2023, 3:33 PM

## **Partial**



```
The code shown below synthesizes to:

reg [1:0] sel;
always @(a,b)
    if (a) sel = 2'b00;
    else if (b) sel = 2'b01;
    else sel = 2'b10;

always @(posedge clk)
    if (sel==2'b11) out <= ~(c & d);
    else out re ~(c | d);
endmodule

It does not synthesize, can't have an "if" inside a @(posedge clk)
    statement
```

2 of 6 12/20/2023, 3:33 PM

	synthesizes to 2:1 mux feeding into a flop. The "sel" logic of the flop is mbinational based on "a" and "b".
•	It synthesizes to a flop and a NOR gate
0	It will result in a 2-bit wide latch for "sel" and a flop for out.
/	^
Due	e to the unreachable state of <b>sel</b> being 11 it simplifies to a flop

Question 4	1 / 1 pts	
In the context of lecture10 the acronym SWAG stands for: [SWAG]		
<ul> <li>Sophisticated Wild Ass Guess</li> </ul>		
O Stuff We All Get		
O Stolen Without A Gun		
Special Warfare Action Group		
O Stuff We Ain't Getting		
O Some Women Are Great		
Still Without A Girlfriend		
Sold Without A Gaurantee		
Students Working to Achieve Greatness		

3 of 6

	<u> </u>
Question 5	1 / 1 pts
O Simulated Wire And Gate	
Still Wondering And Guessing	
O Sold Without Any Guarantee	

They are called parasitic capacitances because they are both unavoidable and undesirable. There is capacitance between Eric's guts and the conductors in his laptop.

Answer 1:

unavoidable

Answer 2:

undesirable

Answer 3:

Eric's guts

Answer 4:

the conductors in his laptop

Question 6	1 / 1 pts
Check all statements regarding a parasitic extraction tool:	
☐ It removes the parasitics	


4 of 6

☐ It optimizes the layout of the circuit to reduce the parasitics
It determines the value of the parasitic capacitances
☐ It uses a Newton-Raphson algorithm
It uses a field solver
☑ It cannot change the laws of physics

Question 7	1 / 1 pts
Eric's first manager at Intel was an idiot because he thought capacitances should be removed	parasitic
Answer 1:	
first manager at Intel	
Answer 2:	
an idiot	
Answer 3:	
he thought parasitic capacitances should be removed	

Question 8 1/1 pts

5 of 6



The flight time (wire delay) of the interconnect from the output of gate **d2** to the input of gate **r1** is: is 0.05ns in the typical case .

## Answer 1:

is 0.05ns in the typical case

Quiz Score: 7.42 out of 8

6 of 6 12/20/2023, 3:33 PM