
Exercise 2: Structural Verilog (Implement a ring osc)

- You should have some familiarity with structural verilog. You used it to perform the AHW's in ECE 352.
- Structural Verilog is simply instantiation and wiring of cells/blocks whose functionality is known.
- The cells/blocks might be built in primitives (AND, OR, NOT, ...) or might be more complex cells that you defined using dataflow or behavioral verilog.

Exercise 2: Structural Verilog (built in primitives)

- Built in primitives: AND, OR, NOT, NAND, NOR,
 XOR, XNR, BUFIF1, NOTIF1, BUFIF0, NOTIF0
- Output port appears before input ports
- Optionally specify: instance name and/or delay

Exercise 2: Structural Verilog (implement ring oscillator)



- What does this circuit do when you raise EN?
- Assume EN has been low for a while. Then simulate (in your head) what happens when EN is raised.
- Create a test bench (see next slide) to instantiate and test it.
 - EN should be low for 15 time units then raised

Exercise 2: Testbench Basics

- At a minimum a testbench has to do 3 things:
 - 1. Instantiate the DUT
 - 2. Hook up the DUT
 - 3. Apply stimulus to DUT inputs

```
module basic test bench();
                                                       // a testbench is self-contained (has no inputs/outputs)
   reg stim1, stim2;
                                                       // stiumulus to DUT declared as type reg or logic
   // Instantiate DUT = Device Under Test //
   DUT_module iNAME(.clk(clk), .rst_n(rst_n), .in1(stim1), .in2(stim2), .out1());
                                              Input of DUT named in1 is hooked to a
                                                                                    Outputs of DUT can be hooked to
    module name of DUT
                                             signal called stim1 at this level of hierarchy
                                                                                  nothing, however, more likely you would
                             Instance name can be
Does not have to match file name
                                                                                  hook it to a signal so you can monitor it
                           anything, but is required
                            // stimulus typically provided in an initial block
   initial begin
     stim1 = 0;
     stim2 = 1;
     #5;
                            // wait 5 time units then change stimulus
     stim1 = 1;
     #5 $stop();
                            // wait 5 more time units then stop the simulation
   end
  endmodule
```

Exercise 2: Testbench Basics

- Create the DUT using structural verilog (ring_osc.sv)
- Create a test bench (ring_osc_tb.sv) to instantiate and test it.
 - EN should be low for 15 time units then raised
- Capture the waveforms (waves.jpg) proving it works
- Submit ring_osc.sv, ring_osc_tb.sv, and waves.jpg to the dropbox for Ex02