

Administrative Matters

- HW2 Posted and due in 2 weeks. Mon. Sept. 28th
- Watch Videos on rest of Lectureo3 materials
- Friday will be in class exercise

2

4

• Monday will be a quiz on Lectureo3 materials.

Analog Simulation (Spice Engine)

- Divide "time" into slices
- Update information in whole circuit at each slice
- Used by SPICE


3


1

- Allows detailed modeling of current and voltage
- Computationally intensive and slow
- Don't need this level of detail for most digital logic simulation


Digital Simulation


Could update every signal on an input change





Could update just the full path on input change





Don't even need to do that much work!

Event-Driven Simulation


- When an input to the simulating circuit changes, put it on a "changed" list
- Loop while the "changed" list isn't empty:
 - Remove a signal from the "changed" list
 - For each sink of the signal
 - ✓ Recompute its new output(s)
 - √ For any output(s) that have changed value, add that signal to the "changed" list
- When the "changed" list is empty:
 - · Keep simulation results

5

• Advance simulation time to next stimulus (input) event

Simulation

Update only if changed





Some circuits are very large

6

8

- Updating every signal => very slow simulation
- Event-driven simulation is much faster!

Timing Controls For Simulation

- Can put "delays" in a Verilog design
 - Gates, wires, & behavioral statements
- Delays are useful for Simulation only!
 - Used to approximate "real" operation while simulating
 - Used to control testbench
- SYNTHESIS

7


- Synthesis tool IGNORES these timing controls
 - ✓ Cannot tell a gate to wait 1.5 nanoseconds
 - ✓ Delay is a result of physical properties
- Only timing (easily) controlled is on *clock-cycle* basis
 - ✓ Can tell synthesizer to attempt to meet cycle-time restriction


Types Of Delays


- Inertial Delay (Gates)
 - Suppresses pulses shorter than delay amount
 - In reality, gates need to have inputs held a certain time before output is accurate
 - This models that behavior
- Transport Delay (Nets)
 - "Time of flight" from source to sink
 - Short pulses transmitted
- Not critical for our project, however, in industry
 - After APR an SDF is applied for accurate simulation
 - Then corner simulations are run to ensure design robust

8


```
Delay Examples
wire #5 net_1; // 5 unit transport delay
and #4 (z_out, x_in, y_in); // 4 unit inertial delay
assign #3 z_out = a & b; // 3 unit inertial delay
wire #2 z_out; // 2 unit transport delay
and #3 (z_out, x_in, y_in); // 3 for gate, 2 for wire
wire #3 c; // 3 unit transport delay
assign #5 c = a & b; // 5 for assign, 3 for wire
```







11 12



Min/Typ/Max Delay

- Speed, Speed, Speed
 - If you need to ensure speed of your circuit you want to perform your worst case analysis with the longest (max) delays.
- Perhaps more dangerous is a min-delay case. Race condition. If circuit has a race that is not met, it will fail at any clock speed.
 - To ensure your circuit is immune to race conditions (i.e. clock skew) you want to perform your worst case analysis with shortest (min) delays.

14

16

13

Min/Typ/Max

• Verilog supports different timing sets.
and #(1:2:3) g1(out,a,b); // 1 ns min, 2ns typical, 3ns max delay

• Can specify min/typ/max for rise and fall separate)
and #(2:3:4, 1:2:3) g1(out,a,b); // gate has different rise,fall for min:typ:max

• Selection of timing set can is typically done in simulation environment

% verilog test.v +maxdelays


Invoke command line verilog engine (like Verilog XL) selecting the maxdelay time set.


Design Flow


| Dut Verilog | Verilog | Testbenches | Verilog | Simulator | Yes | Bugs? | Yes | Synthesis | Spr Files | Iayout | I

15

Δ







```
Simulation Example
`timescale 1ns /10 ps
module adder4bit_tb;
reg[8:0] stim;
wire[3:0] S;
wire C4;
                                                                                  // time_unit/time_precision
                                                                                  // inputs to DUT are regs
// outputs of DUT are wires
      // instantiate DUT
      adder4bit(.sum(S), .c_out(C4), .a(stim[8:5]), .b(stim[4:1]), .c(stim[0]));
    // stimulus generation
initial begin
stim = 9'b0000_0000_0;
#10 stim = 9'b1111_0000_1;
#10 stim = 9'b0000_1111_1;
#10 stim = 9'b1111_0001_0;
#10 stim = 9'b0001_1111_0;
#10 stop;
                                                                                  // at 0 ns
// at 10 ns
// at 20 ns
// at 30 ns
// at 40 ns
// at 50 ns – stops simulation
      end
 endmodule
```

19 20

Testbench Requirements Instantiate the unit being tested (DUT) Provide input to that unit Usually a number of different input combinations! Watch the "results" (outputs of DUT) Can watch ModelSim Wave window... Can print out information to the screen or to a file This way of monitoring outputs (human interface) is dangerous & incomplete. Subject to human error Cannot be automated into batch jobs (regression suite) Self checking testbenches are desired

Output Test Info

- Several different system calls to output info
 - \$monitor
 - · Output the given values whenever one changes
 - Can use when simulating Structural, RTL, and/or Behavioral
 - \$display, \$strobe
 - Output specific information like a printf in a C program
 - · Used in Behavioral Verilog
- Can use formatting strings with these commands
- Only means anything in simulation
- Ignored by synthesizer

22

21 22

```
        Output Example

        module adder4bit_tb;
reg[8:0] stim;
wire[3:0] 5;
        // inputs to DUT are regs
wire C4;

        // instantiate DUT
adder4bit(.sum(S), .c_out(C4), .a(stim[8:5]), .b(stim[4:1]), .c(stim[0]));

        initial $monitor("%t A:%h B:%h ci:%b Sum:%h co:%b\n",$time
stim[8:5],stim[4:1],stim[0],C4,S);

        // stimulus generation
initial begin
stim = 9*b0000_0000_0; // at 0 ns
#10 stim = 9*b01111_0000_1; // at 10 ns
#10 stim = 9*b01111_0000_1; // at 20 ns
#10 stim = 9*b1111_0001_0; // at 30 ns
#10 stim = 9*b0001_1111_1; // at 20 ns
#10 stom = 9*b0001_1111_0; // at 40 ns
#10 $tom = 9*b0001_1111_0; // at 50 ns - stops simulation
end
```

23 24

```
Generating Clocks

• Wrong way:

initial begin
#5 clk = 0;
#5 clk = 1;
#5 clk = 0;
... (repeat hundreds of times)
end

• Right way:

initial clk = 0;
always
#5 clk = ~clk;

initial begin
clk = 0;
forever #5 clk = ~clk;
end
```

```
Exhaustive Testing
Practical for combinational designs w/ up to 8 or 9 inputs
Test ALL combinations of inputs to verify output
Could enumerate all test vectors, but don't...
Generate them using a "for" loop!
logic [4:0] x;
initial begin
for (x = 0; x < 16; x = x + 1)
#5; // need a delay here!
end</li>
Need to use "reg or logic" type for loop variable? Why?
```

```
Example: DUT

module Comp_4 (A_gt_B, A_lt_B, A_eq_B, A, B);
output A_gt_B, A_lt_B, A_eq_B;
input [3:0] A, B;
// Code to compare A to B
// and set A_gt_B, A_lt_B, A_eq_B accordingly
endmodule
```

27 28

```
Example: Testbench


module Comp_4_tb();
wire A_gt_B, A_lt_B, A_eq_B;
logic [4:0] A, B; // sized to prevent loop wrap around

Comp_4 M1 (A_gt_B, A_lt_B, A_eq_B, A[3:0], B[3:0]); // DUT

initial $monitor("%t A: %h B: %h AgtB: %b AltB: %b AeqB:
%b", $time, A[3:0], B[3:0], A_gt_B, A_lt_B, A_eq_B);

initial #2000 $finish; // end simulation, quit program

initial begin
for (A = 0; A < 16; A = A + 1) begin // exhaustive test of inputs
for (B = 0; B < 16; B = B + 1) begin #5; // may want to test x's and z's
end // first for
end // second for
end // initial
endmodule
```



```
Stimulus for Sequential Circuits
module up_dwn_tb()
                                                               Can do it using
                                                               delays as shown
                                                                here.
up_dwn iDUT(.clk(clk), .rst_n(rst_n), .en(en), .up_c
                                                               Signal timings are
initial begin

clk = 0;

rst_n = 0;

en = 0;

up_dwn_n = 1;

#16 rst_n = 1;

#50 en = 0;

#10 en = 1;
                                                               calculated based on
                                                                your clock period
                    // assert reset
// start with it disabled
// count up at first
// deassert clock
                                                               Figuring it out is a
 What if you want to
                                                               change the clock
                                                               period?
always
#5 clk = ~clk;
                                                             · There is a better
                                                               way
```

```
Stimulus for Sequential Circuits
 dule up_dwn_tb();
ogic clk, rst_n;
ogic en, up_dwn_n;
                                                  Can use clock edges
                                                   as trigger for
up_dwn iDUT(.clk(clk), .rst_n(rst_n), .en(en), .up_dwn_
                                                   stimulus events
initial begin
Easier to think
                                                   about, no arithmetic
                                                   with clock period
                                                   Code is independent
                                                   of clock period
                                                   Can use repeat()
 repeat(2) @ (posedge clk); // wait 2 clock cycles
up_dwn_n = 0; // start counting backward
                                                   loop to wait a given
                                                   number of clocks
always
#5 clk = ~clk;
```

31

32

Force/Release In Testbenches

- Allows you to "override" value FOR SIMULATION
- Doesn't do anything in "real life"
- How does this help testing?

33

- Can create a "short cut" to a state that is difficult to get to through normal paths.
 - Force a state in a SM that would take many sequences to get to through "normal operation"
 - Force an error condition in a protocol if you wanted to test how your error correction mechanism worked.
- Can help achieve code coverage (more on that later)

33

34

Force/Release Example assign y = a & b; assign $z = y \mid c$; initial begin abc a = 0; b = 0; c = 0; 0 0 0 0 0 0 #5 a = 0; b = 1; c = 0;0 1 0 0 #5 **force** y = 1; 10 0 1 0 1 1 #5 b = 0;0 0 0 1 15 1 #5 release y; 0 0 0 0 #5 **\$stop**; end

 End of section II of Lecture03

35 36

Behavioral Verilog

37

- Instead of describing what the hardware looks like, describe what you want the hardware to do
- Goal: Abstract away the details of the hardware implementation to make design easier
- The synthesizer creates a hardware structure that does the same thing as your description
 - ... but the synthesizer has to be able to realize your description using real hardware constraints
 - · This is why not all Verilog constructs are supported
 - · You still need to "think hardware" then describe it using verilog

37

Behavioral Verilog


- initial and always form basis of all behavioral Verilog
 - · All other behavioral statements occur within these
 - initial and always blocks cannot be nested
 - All <LHS> assignments must be to type reg or logic
- initial statements start at time 0 and execute once
 - If there are multiple **initial** blocks they all start at time 0 and execute independently. They may finish independently.
- If multiple behavioral statements are needed within the initial statement then the initial statement can be made compound with use of begin/end


38

More on **initial** statements

- initial statement very useful for testbenches
- initial statements don't synthesize
- Don't use them in DUT Verilog (stuff you intend to synthesize)
 - If you are tempted to use initial blocks in DUT code it means you are not resetting flops you need to reset.
 - All state is held in flops and the reset of your logic occurs through resetting flops. The reset condition then flows through the combinational logic

39 40







always vs initial reg [7:0] v1, v2, v3, v4; reg [7:0] v1, v2, v3, v4; initial begin always begin v1 = 1; #2 v2 = v1 + 1; v1 = 1; #2 v2 = v1 + 1; v3 = v2 + 1;v3 = v2 + 1;#2 v4 = v3 + 1;#2 v4 = v3 + 1;v1 = v4 + 1;v1 = v4 + 1;#2 v2 = v1 + 1;#2 v2 = v1 + 1;v3 = v2 + 1;v3 = v2 + 1;What values does each block produce?


Trigger lists (Sensitivity lists) • Conditionally "execute" inside of always block · Any change on trigger (sensitivity) list, triggers block always @(a, b, c) begin end Original way to specify trigger list always @ (X1 or X2 or X3) ■ In Verilog 2001 can use, instead of or always @ (X1, X2, X3) Verilog 2001 also has * for combinational only always @ (*) System Verilog introduced the always_comb


43

44











47 48





Cummings SNUG Paper

- Posted on ECE551 website
 - Well written easy to understand paper
 - Describes this stuff better than I can
 - Read it!
- Outlines 8 guidelines for good Verilog coding
 - Learn them
 - Use them

51