

1

Initial Steps (Analyze Verilog File)

- Parsing for Syntax and Semantics Checking
 - Gives error messages and warnings to user
 - · User may modify the HDL description in response
- Synthesizer Policy Checking
 - Check for adherence to allowable language constructs
 - This is where you find out you can't use certain Verilog constructs
- Allowed constructs can be synthesizer-dependent
 - Example: Design Vision allows indexed part-select (guess[i*2:2]), but the Xilinx tool does not
 - · Certain things common to MOST synthesizers

Translation (Elaboration)

- Unrolls loops, substitutes macros & parameters, computes constant functions, evaluates generate conditionals
- Initial transformation to hardware.
 - Like a netlist, but includes larger components
 - Not just gate-level, may include adders, etc.
 - What you code is what you get.

4

- · Structural representation depends on HDL quality
- Poor HDL can prevent optimization

3

Importance of Translation

- It is important for the tool to recognize the sort of logic structures you are trying to describe.
- If it sees a 32-bit full adder, the tool has built-in solutions for optimizing adders
 - Ripple-carry, carry-save, carry look-ahead, etc.
- If it just sees a Boolean function with 65 inputs, it has to work a lot harder to achieve the same results
 - Do you think it can invent a CLA on the fly?

Optimization in Synthesis

- Architecture choices made first (CLA,RCA,...)
- Try to detect unused states (logic states you can't get to)
- Boolean logic level optimization next
 - Detect and eliminate redundant logic
 - · Exploit don't-care conditions
- Maps to cells from the technology library
- · Attempts to meet all specified constraints
- Detect combinational feedback loops

Architectural Optimization

• Examples:

7

5

- Replace an adder used as a counter with incrementor
- Replace adder and separate subtractor with adder/subtractor if not used simultaneously

if (\sim sub) z = a + b; **else** z = a - b;


- Performs selection of pre-designed components (Synopsys DesignWare)
 - adders, multipliers, shifters, comparators, muxes, etc.
- Need good code for synthesizer to do this
- Designer still knows more about the project


Logic/Gate-Level Optimization

- Mapping
 - Generates a gate level implementation
- Tries to meet timing and area goals
- Delay optimization
 - Tries to fix delay violations from mapping phase.
 - Does not fix design rule violations or meet area constraints.
- Design rule fixing
 - Tries to correct design rule violations
 - Inserting buffers or resizing existing cells
 - If necessary, violates optimization constraints
- Area optimization
 - Tries to meet area constraints, which have lowest priority

8

6





Logic Optimizations

- Decomposition
- Extraction
- Factoring
- Substitution
- Elimination

11

- You don't have to remember the names of these
- But understand the concept and the motivation

12

Decomposition

- Find common expressions
- Reduce redundancy

10

- Reduce area (number/size of gates)
- May increase delay
 - More levels of logic

12

Decomposition Example

- F = abc + abd + a'c'd' + b'c'd'
- ~7 gates, ~3 levels
- F = ab(c + d) + c'd'(a' + b')
- F = ab(c + d) + (c + d)'(ab)'
- X = ab
 Y = c + d
 1 gate, 1 level
 1 gate, 1 level
- F = XY + X'Y' 3 gates, 3 levels (or what?)
- Gate Effort = 4*(3-input AND) + 4-input OR = 16 effort
- Gate Effort = 2-input AND + 2-input OR + 2*(2-input AND) + 2-input OR = 10 effort

13 14

Extraction

- Find common sub-expressions in functions
- Like decomposition, but across more than one function
- Reduce redundancy
 - Reduce area (number/size of gates)
- May increase delay if more logic levels introduced

====

Extraction Example

- F = (a + b)cd + e
- G = (a + b) e'
- H = cde
- Define common terms: X = a + b, Y = cd
- G = Xe'
- H = Ye
- Before
 - (3) 2-input ORs, (2) 3-input ANDs, (1) 2-input AND
- Gate Effort = 6 + 6 + 2 = 14
- After

15

- (2) 2-input ORs, (4) 2-input ANDs
- Gate Effort = 4 + 8 = 12

Factoring

16

- Traditional two-level logic is sum-of-products
- Sometimes better expressed by product-of-sums
 - Fewer literals => less area
- May increase delay if logic equation not completely factored (becomes multi-level)

16

3 gates, 3 levels

2 gates, 2 levels

3 gates, 3 levels

2 gate, 2 levels

2 gate, 2 levels

1 gate, 1 level (each)

1 gate, 1 level

Factoring Example

- Definitely good:
 - F = ac + ad + bc + bd Gate Effort = 8 + 4• F = (a + b)(c + d) Gate Effort = 4 + 2
- Maybe good:

17

- F = ac + ad + e Gate Effort = 7 • F = a(c + d) + e Gate Effort = 6
- Factoring may improve area...
- But will likely increase delay (tradeoff)

Substitution

- Similar to Extraction (in fact a sub-case of extraction)
- When one function is subfunction of another
- Reduce area

18

- Fewer gates
- Can increase delay if more logic levels

.8

Substitution Example

- G = a + b 1 gate, 1 level
- F = a + b + c 1 gate, 1 level
- F = G + c 2 gate, 2 levels
- Before:
 - (1) 2-input OR, (1) 3-input OR => Gate Effort = 5
- After
 - (2) 2-input ORs (but increased levels) => Gate Effort = 4

Elimination (Flattening)

- Opposite of previous optimizations
- Goal is to reduce delay
 - Make signals travel though as few logic levels as possible
- But will likely increase area
 - Gate replication / redundant logic

20

19 20

