

Administrative Matters

- Tutorial sessions
 - Tuesday 6:30-8:00 for those in Dis. 302 only in B555 Linux lab.
 - Wednesday 6:30 8:00 on General channel of MS Teams
 - Wednesday 8:00-9:30 on General channel of MS Teams
 - · Can also do on your own
- If you are a windows user install ModelSim locally
- OR...look at video on how to remote to Unix
- Watch Videos on mid & final sections of Lectureo2
 - Quiz on these lectures next Monday in class.
- Homework #1

2

• Due Next week by beginning of class

Comments in Verilog

Commenting is important

3

- In industry many other poor schmucks are going to read your code
- Some poor schmuck (perhaps you 4 years later) are going to have to reference your code when a customer discovers a bug.
- The best comments document why you are doing what you are doing, not what you are doing.
 - · Any moron who knows verilog can tell what the code is
 - · Comment why (motivation/thought process) you are doing that thing.


Commenting in Verilog


always @(posedge clk) begin Sig_FF1 <= Sig Sig_FF2 <= Sig_FF1; Sig_FF3 <= Sig_FF2; // Capture value of Sig Line in FF // Flop Sig_FF1 to form Sig_FF2 // Flop Sig_FF2 to form Sig_FF3 // start_bit is ~Sig_FF2 & Sig_FF3 assign start_bit = (~Sig_FF2 && Sig_FF3) ? 1′b1 : 1′b0;


(Read with sarcasm)


4

"Thanks for the commenting the code pal. It tells me so much more than the verilog itself".









7 8

Numbers in Verilog

- General format is: <size>'<base><number>
- Examples:
 - 4'b1101 // this is a 4-bit binary number equal to 13
 - 10'h2e7 // this is a 10-bit wide number specified in hex
- Available bases:
 - d = decimal (please only use in test benches)
 - h = hex (use this frequently)
 - b = binary (use this frequently for smaller #'s)
 - o = octal (who thinks in octal?, please avoid)

Numbers in Verilog

- Numbers can have x or z characters as values
 - X = unknown, Z = High Impedance
 - // 12-bit number with lower 4-bits unknown
- If size is not specified then it depends on simulator/machine.
 - · Always size the number for the DUT verilog
 - Why create 32-bit register if you only need 5 bits?
 - · May cause compilation errors on some compilers
- Supports negative numbers as well
 - -16'h3A // this would be -3A in hex (i.e. FFC6 in 2's complement)
 - I rarely if ever use this. I prefer to work 2's complement directly

9


Identifiers (Signal Names)

- Identifiers are the names you choose for your signals
- In a programming language you should choose descriptive variable names. In a HDL you should choose descriptive signal names.
 - Use mixed case and/or _ to delimit descriptive names. √ assign parityErr = ^serial_reg;
 - √ nxtState = returnRegister;


 - Have a convention for signals that are active low
 - ✓ Many errors occur on the interface between blocks written by 2 different people. One assumed a signal was active low, and the
 - other assumed it was active high


 I use _n at the end of a signal to indicate active low // assert reset
 - ✓ rst_n = 1'b0

10



11 12





reg (or logic) in Verilog

- reg (or logic) are storage nodes
 - They retain their value till a new value is assigned
 - Unlike a net (wire) they do not need a driver
 - Can be changed in simulation by assigning a new value
- Signals of type reg are not necessarily FlipFlops
 - Anything assigned in an always or initial block must be assigned to a signal of type reg (or logic)
 - This inconsistency along with people's inability to keep it straight was part of the motivation for creation of the superset type logic.
 - Just make you life easier by using type logic

Vectors in Verilog

Vectors are a collection of bits (i.e. 16-bit wide bus)


• Bus ≠ Vector (how are they different?)

16

15

15

16



19 20


```
Concatenation in port list

module add_concatenate(out, a, b, c, d);
    input [7:0] a;
    input [4:0] b;
    input [1:0] c;
    input [1:0] c;
    input [7:0] out;
    add8bit(.sum(out), .cout(), .a(a), .b({b,c,d}), .cin(Cin));

endmodule

• Vector concatenation is not limited to assign statements. In these examples it is done and a port connection of a module instantiation.

| December | De
```




Dataflow Verilog The continuous assign statement It is the main construct of Dataflow Verilog It is deceptively powerful & useful Generic form: assign [drive_strength] [delay] list_of_net_assignments; Where: list_of_net_assignment ::= net_assignment [{,net_assignment}] & Where: Net_assignment ::= net_lvalue = expression OK...that means just about nothing to me...how about some examples?

23 24

Continuous Assign Examples
Simplest form:
// out is a net, a & b are also nets
assign out = a & b; // and gate functionality
Using vectors
logic [15:0] result, src1, src2; // 3 16-bit wide vectors
assign result = src1 ^ src2; // 16-bit wide XOR
Can you implement a 32-bit adder in a single line?

wire [31:0] sum, src1, src2; // 3 32-bit wide vectors
assign {c_out, sum} = src1 + src2 + c_in; // wow!



25


Lets Kick up the Horse Power

• You thought a 32-bit adder in one line was powerful. Lets try a 32-bit MAC...


Design a multiply-accumulate (MAC) unit that computes Z[31:0] = A[15:0]*B[15:0] + C[31:0]

It sets overflow to one, if the result cannot be represented using 32 bits.


module mac(output Z [31:0], output overflow, input [15:0] A, B, input [31:0] C);



27 28




```
Conditional assign (continued)
 Examples: (nesting of conditionals)
                     = 3'b000
 localparam add
                      = 3'b001
= 3'b010
 localparam and
 localparam xor
 localparam shft_I = 3'b011
 localparam shft_r = 3'b100
 // an ALU capable of arithmetic,logical, shift, and zero
  assign {cout,dst} = (op==add)
                                             src1+src2+cin:
                     (op==and)
(op==xor)
                                             {1'b0,src1 & src2} : 
{1'b0,src1 ^ src2} :
                      (op==shft_l)
                                             {src1,cin}:
                                             {src1[0],src1[15],src1[15:1]}: 17'h00000;
                      (op==shft_r) ?
               This can be very confusing to read if not coded with proper formating
```



Operators: Arithmetic • Much easier (and better) than structural! multiply exponent divide % modulus add subtract • Some of these don't synthesize Also have unary operators +/- (pos/neg) Understand bitsize! • Can affect sign of result • Is affected by bitwidth of BOTH sides **assign** prod[7:0] = a[3:0] * b[3:0]32

32 31



Reduction Operators (remember these...they are slick) Reduction operators reduce all the bits of a vector to a single bit by performing an operation across all bits. Reduction AND assign all_ones = &accumulator; // are all bits set? Reduction OR assign not_zero = |accumulator; // are any bits set? Reduction XOR assign parity = ^data_out; // even parity bit

33 34

Saturation Example

35

 Assume we have a 16-bit signed sum and want to saturate it to a 12-bit signed value for use in "downstream" calculations.

assign sat12 = (!sum[15] && |sum[14:11]) ? 12'h7FF: (sum[15] && !&sum[14:11]) ? 12'h800: sum[11:0];

٧S


assign sat12 = (~sum[15] & |sum[14:11]) ? 12'h7FF: (sum[15] & ~&sum[14:11]) ? 12'h800: sum[11:0];


Latches with Continuous Assign


- What does the following statement imply/do?assign q_out = enable ? data_in : q_out;
 - It acts as a latch. If enable is high new data goes to q_out. Otherwise q_out maintains its previous value.
 - Ask yourself...It that what I meant when I coded this?
 - It simulates fine...just like a latch

36

36









Parameters • Parameters can make your code more generic/flexible. • Defined locally to the module • Can be overridden (passed a value in an instantiation) • There is another method called **defparam** (don't ever use it) that can override them localparam → more local than parameter · Can't be passed a value • defparam does not modify

40 39





```
Parameter Example (use of $clog2 for address width)

module dualPortDEPTHx16 (clk,we,waddr,raddr,wdata,rdata);

parameter DEPTH = 1536;


input clk;
input we;
input ($clog2 (DEPTH)-1:0] waddr; // address width dependent on DEPTH input ($clog2 (DEPTH)-1:0] raddr; // address width for DEPTH = 1536 input ($clog2 (DEPTH)-1:0] raddr; // data to write output reg [15:0] waddr; // data being read

reg [15:0] mem [DEPTH-1:0];


always @(posedge clk) begin if (we)
mem[waddr] <= wdata; rdata <= mem[raddr]; end


dualPortDEPTHx16 #(.DEPTH(3072)) iDF(.clk(clk),.we(we),.waddr(waddr),.wdata(wdata),.rdata(rdata));


- $clog2(3072) will result in 12, so address width is [11:0]
```




43 44










47 48

\$display → Like printf in C. Useful for testbenches and debug \$display("At time %t count = %h",\$time,cnt); \$stop → Stops simulation and allows you to still probe signals and debug \$finish → completely stops simulation, simulator relinquishes control of thread. Also useful is `include for including code from another file (like a header file)



49

Hierarchy And Scope · Parent cannot access "internal" signals of child • If you need a signal, must make a port! module add8bit(cout, sum, a, b, cin); Example: output [7:0] sum; Detecting overflow output cout; input [7:0] a, b,cin; Overflow = wire cout0, cout1.... cout6: FA A0(cout0, sum[0], a[0], b[0], cin); FA A1(cout1, sum[1], a[1], b[1], cout0); cout XOR cout6 Must output FA A7(cout, sum[7], a[7], b[7], cout6); overflow or cout6!

Hierarchy And Source Code

Can have all modules in a single file
Module order doesn't matter!
Good for small designs
Not so good for bigger ones
Not so good for module reuse (cut & paste)
Can break up modules into multiple files
Helps with organization
Lets you find a specific module easily
Good for module reuse (add file to project)