

Administrative Matters

- Cummings paramdesign paper for hdlcon (posted on class) website)
- HW3 Posted (a difficult one)
- Midterm I


2


Weds Oct 7th @ classtime.

case Statements


- System Verilog has four types of case statements:
 - case, casex, casez, & case () inside
- Performs bitwise match of expression and case item
 - Both must have same bitwidth to match!
- case
 - Can detect **x** and **z**! (good for testbenches & when no wildcards needed)
- casez & casex
 - Used x, z, ? As wild cards, but in both case item & case expression. made them error prone, obsoleted by case () inside.
- case () inside
 - Uses x, z, and ? as "don't care" bits (in case items only). This is good for decoding instructions where some bits are don't care.


case statement (general form) case (expression) alternative1 : statement1; // any of these statements could alternative2: statement2; // be a compound statement using alternative3: statement3: // begin/end // always use default for synth stuff default: statement4 endcase localparam AND = 2'b00; localparam OR = 2'b01; localparam XOR = 2'b10; Why always have a default? Same reason as always always_comb having an else with an if case (alu_op) statement. AND : alu = src1 & src2; OR : alu = src1 | src2; : alu = src1 ^ src2; All cases are specified, XOR therefore no unintended : alu = src1 + src2; default latches. endcase








```
casex Statement
• Uses x, z, and ? as single-bit wildcards in case item and
  expression
· Uses first match encountered
always @(op_code) begin
                                          // case expression
      casex (op_code)
              2'b0?: control = 8'b00100110; // case item1
              2'b10: control = 8'b11000010; // case item 2
              2'b11: control = 8'b00111101; // case item 3
              default: $display("opcode invalid");
       endcase
end
■ What is the output for code = 2'b01
• What is the output for code = 2'b1x
```


























SM Coding Guidlines Keep state assignment in separate always_ff block using non-blocking "<=" assignment Code state transition logic and output logic together in a always_comb block using blocking assignments


- 3) Assign default values to all outputs, and the *nxt_state* registers. This helps avoid unintended latches
- 4) Remember to have a default to the case statement.
- Default should be (if possible) a state that transitions to the same state as reset would take the SM to.
 - Avoids latches


18

• Makes design more robust to spurious electrical/cosmic events.

18

17








20

19


```
EEPROM Write SM Example [2]
                                         default : begin
//// state transition logic & ////
                                                   inc_tm = 1;
/// output logic ///
                                                   chrg_pmp_en=1;
always_comb begin
                                                   if (tm_eq_3ms)
   nxtState = IDLE;
                     // default all
                                                    begin
   bus_wrt = 0;
                     // to avoid
                                                      wrt done = 1;
   clr\_tm = 0;
                     // unintended
                                                      nxtState = IDLE;
   inc_tm = 0;
                    // latches
                                                     end
   chrg_pmp_en = 0;
                                                   else nxtState = CHRG;
   case (state)
                                                 end
     IDLE : if (wrt_eep) begin
                                        endcase
      clr_tm = 1;
                                      end
      bus wrt = 1
      nxtState = CHRG;
                                      assign eep_r_w_n = ~bus_wrt;
                                      assign eep_cs_n = ~bus_wrt;
                                      assign eep_bus = (bus_wrt) ?
                                                       wrt_data : 12'bzzz;
                                     endmodule
```










23 24



















31 32





```
Priority Encoder With case () inside
 module priority_encoder (output reg [2:0] Code, input [7:0] Data);
  always_comb // encode the data
   ### Case (Data) inside

8'b1xxxxxx : Code = 7;
8'b01xxxxxx : Code = 6;
8'b001xxxxx : Code = 5;
8'b0001xxxx : Code = 4;
8'b0001xxx : Code = 3;
                             : Code = 7;

: Code = 6;

: Code = 5;

: Code = 4;

: Code = 4;


: Code = 2;

: Code = 2;

: Code = 1;

1: Code = 0;

: Code = 3'bxxx;
         8'b000001xx : Code = 2;
8'b0000001x : Code = 1;
8'b00000001 : Code = 0;
         default
  endmodule
                                                                                                                            35
```



```
Seven Segment Display [2]
always @ (BCD or Blanking)
if (Blanking) Display = BLANK;
   else
     case (BCD)
        4'd0:
                                 Display = ZERO;
                                                                Using the
                                 Display = ONE;
Display = TWO;
         4'd1:
                                                                defined
         4'd2:
                                Display = TWO;
Display = THREE;
Display = FOUR;
Display = FIVE;
Display = SIX;
Display = SEVEN;
Display = EIGHT;
Display = MINE;
         4'd3:
                                                                constants!
         4'd4:
         4'd5:
         4'd6:
         4'd8:
         4'd9:
                                 Display = NINE;
        default:
                                 Display = BLANK;
      endcase
endmodule
```


```
Mixing Flip-Flop Styles (1)


• What will this synthesize to?

module badFFstyle (output reg q2, input d, clk, rst_n); reg q1;


always @(posedge clk)
    if (!rst_n)
        q1 <= 1'b0;
    else begin
        q1 <= d;
        q2 <= q1;
    end
endmodule
```

37





39 40



Unless flops have the same conditions under which they are reset and enabled separate them into different always blocks.


41 42


Inter vs Intra Statement Delays


- Inter-assignment delays block both evaluation and assignment
 - #4 c = d;
 - #8 e = f;
- Intra-assignment delays block assignment but not evaluation
 - c = #4 d;
 - e = #8 f;
- Blocking statement is still blocking though, so evaluation of next statements RHS still does not occur until after the assignment of the previous expression LHS.
 - What?? How is it any different then? Your confusing me!


Inter vs Intra Statement Delays (Blocking Statements) module inter(); module intra(); integer a,b; integer a,b; initial begin initial begin Compare these two a=3; a=3; modules #6 b = a + a; #4 a = b + a; b = #6 a + a; a = #4 b + a;end end endmodule endmodule Yeah, Like I said, they Time Time Event are the same! a=3 0 a=3Or are they? b=6 6 b=6 a=9 10 a=9 10

43 44









47 48