

Functional & Synthesized...Now What?

- After synthesis, implement as hardware
 - FPGAs
 - Standard cells
 - Custom logic
- Choose implementation based on cost and performance requirements

2


FPGAs

1


- Field Programmable Gate Array
 - Temporary (SRAM based)
 - Permanent (Flash) not as common
- Pros
 - Allow for very complex implementations
 - Generally reuseable (upgrades/bugfixes/prototype)
 - Low non-recurring engineering costs (NREs)
- Cons
 - Expensive per-unit (10s-100s of \$)
 - · Slower than gates
 - Need support circuits (configuration loading)
 - Higher power consumption than ASIC.
 - Not as robust (mission critical operations)


Programming an FPGA

- Most designs based on SRAM
 - Writing to the SRAM "configures" device
 - Different circuits implemented based on values





3








Logic Elements • Look-Up Table (LUT) • OUT = a XOR b XOR c OUT abc OUT ,
















11 12















Hardware Implementations

- There is no one "best" method
- Tradeoffs between cost and speed
 - · Design complexity matters, too

Another choice to implement your digital design might be a programmable μController with off the shelf support hardware

- Standard cells are getting more expensive...
- FPGAs are getting faster and bigger...
 - This will affect future design choices
 - For a given design, current best choice may not == future best choice!

Tech Mapping: Std. Cells ■ Example boolean equation: Been there...Done that... • $z = a \overline{b} c + c d + \overline{e}$ This is what we are ■ Example cell library: doing with our designs when synthesizing to • 2-input NAND, INV the 35nm tsmc library Resulting Tech Mapped Circuit:



Tech Mapping: FPGAs

- Need to know building blocks of the FPGA
 - LUT size (if uses LUTs)

21

- Any special resources (Multipliers, RAMs)
- Tech mapping then implements your netlist in terms of those building blocks

22

Tech Mapping: FPGAs

• Example boolean equation:

• Resulting tech-mapped circuit:


• $z = a \overline{b} c + c d + \overline{e}$

Example basic block:

• 4-input LUT

Tech Mapping: FPGAs

- Example boolean equation:
 - $z = a \overline{b} c + c d + \overline{e}$
- Example basic block:
 - 4-input LUT
- Resulting tech-mapped circuit:



Placement

- Standard Cells:
 - Choosing a row for each cell
 - Choosing a location within the row for each cell
 - Cost function based
 - Minimize ratsnest (interconnection)
 - CTS will have priority in placing clock buffers
- FPGAs:

• Choosing which physical LUTs implement each netlist LUTs


24

23 24


Partitioning & Floorplanning (can be common to both StdCell and FPGA)

- Sometimes you have BIG circuits
 - Makes placement take a long time
 - Yields poor results (too large a solution space)
- Use partitioning and floorplanning
 - Partitioning: Divide netlist into partitions
 - Floorplanning: Assign partitions to chip regions
 - · Place regions separately
 - Benefit: Small problems are easier to solve well than large ones

25 25



25



Partitioning


- We want to try to make our partitions as independent as possible.
- Independent = fewer outside connections
- Why?


28

- Want to keep wires short
- Try to place partitions adjacent to the partitions they interconnect with
- If we have a lot of interconnections, this may not be easy/possible

28


27






Floorplanning


- OK, so we've divided our problem up into partitions
- Now, figure out where partitions should be placed relative to one another
- Assign partitions to regions of the silicon / FPGA
- Try to avoid long wires between partitions
- Don't want to have to route wires through too many other partitions
 - Wastes area in those partitions



Routing • Have locations for all the cells/LUTs in the netlist • Now need to connect them together to actually make the circuit • Different techniques for std. cell vs. FPGA • Divided into: • Global • Detailed (local)


34






35 36

Detailed Routing: FPGAs • Assign signals in netlist to: Wires Switchbox points • Fixed set of available resources • Can't "widen" routing channels • Goal: Reduce congestion • Congestion is the ratio of signals:wires • By keeping areas "open", more likely to be able to route later signals



37



Detailed Routing: FPGAs • Frequently start with an "idealized" routing • Signals can share wires • Repeatedly "rip up" and reroute • One or more nets (signals) • Stop when no wires are shared

39 40

Conclusion

- Synthesis isn't the end of the process!
 - Many steps after it
- Choose target implementation
 - Examine cost/performance tradeoffs
- Use CAD tools to implement synthesized circuit on FPGA or std. cells
 - Place & Route
 - Generate bitstream or layout masks
- See ECE556 for more details on CAD algorithms

41