
PWM呼吸燈

國立成功大學電機系 2022

呼吸燈

- 1. 白光呼吸燈
- 2. 混色光呼吸燈





視覺暫留

1. 人眼的圖像滯留時間約為40ms(1/24幀畫面)。在此其間的變化無法被察覺。

2. 40ms内LED on和off所占的百分比在視覺上會出現亮與暗的區別。

3. 紅、綠、藍光可獨立刺激眼睛的受光體,人眼基於。 (ex,紅色與綠色混合可以<u>產生黃色或橙色,</u> 三種原色以等比例疊加在一起時則會呈現<u>白</u>色。)












Duty cycle



Pulse Wave

- Pulse-wave///odd/ation/iG/MM) Uses a rectangular pulse wave whose pulse width is modulated resulting in the variation of the average value of the waveform.
- Average value of a pulse waveform f(t) with period T and low value V_L high V_H can be found as


$$\overline{y} = \frac{1}{T} \int_{0}^{T} f(t)dt$$

$$V_{avg} = D \cdot V_{H} + (1 - D) \cdot V_{L}$$


$$V_{L} = \frac{D_{uty}}{Cycle (D)}$$
Period (T)

- In general VL is zero; D is the duty; V_{avg} = D x V_H
- The average value of the signal is directly dependent on the duty cycle D.
- Output signal alternates between on and off within a specified period.

Lead Edge Modulation Wave



Simple Lead Edge Modulation



Clock Divider

```
Sysclock
                     125HZ
Switch
On/off
             Clock divider
     Ripple
                          divided
     Counter
                           Clock
    Result(div)
                          (div clk)
          Phase Counter
  Duty
           Phase
                     Phase
 trigger
           trigger
                      Duty
               PWM
                     light
```


```
module ripple_div(
  input rst,
  input sysclk,
  output wire [31:0] div,
  output wire div_clk
  );
//31
dff_div d0( .rst(rst), .trigger(sysclk), .div(div[0]));
dff_div d1( .rst(rst), .trigger(div[0]), .div(div[1]));
dff_div d31(.rst(rst), .trigger(div[30]), .div(div[31]));
endmodule
```

Phase Counter

```
Sysclock
                      125HZ
Switch
On/off
             Clock divider
     Ripple
                          divided
     Counter
                           Clock
    Result(div)
                          (div clk)
          Phase Counter
  Duty
           Phase
                     Phase
 trigger
           trigger
                      Duty
               PWM
                     light
```

```
module phase counter(
  input rst,
  input enable,
  input [7:0] phase_shift,
  input[31:0] div,
  input div clk,
  output wire duty trig,
  output wire phase trig,
  output wire [7:0] phase
);
reg [7:0] duty;
assign duty trig = (div[7:0] == 8'hff) & enable;
assign phase_trig = (div[15:0] == 16'hff) & enable;
assign phase = div[27:20] + phase shift;
endmodule
```


8 bit phase




256 duty cycles between Phase_triggers

```
module pwm(
  input rst,
  input enable,
  input duty trig,
  input phase_trig,
  input [7:0] phase,
  output wire out
reg[7:0] count;
assign out = ((count < phase) | phase trig) & enable;
always@(posedge duty trig or posedge rst)begin
  if(rst)begin
    count <= 8'b0;
  end else if(phase_trig)begin
    count <= 8'b0;
  end else if(duty_trig)begin
    count \le count + 1;
  end else begin
    count <= count;
  end
end
endmodule
```

Clock Divider1



Divide clock **frequency** by 2





```
module dff_div(
    input n_rst,
    input trigger,
    output rcg div
    );

always @(posedge trigger or negedge n_rst)begin
    if(!n_rst)begin
        div <= 1'b0;
    end else begin
        div <= !div;
    end
end
end
end</pre>
```


Clock Divider2

Clock divide by 2^n (n DFF個數)







Ripple Counter



Count-up counter $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots 15 \rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow \dots$



Synchronous counter



```
C(old) C(new)
000 001
001 010
010 011
....
110 111
111 000
```

```
always@(posedge clk or posedge rst)begin
  if(rst)begin
       C <= 3'b0;
  end else if(en)begin
       C <= C + 3'b1;
  end else begin
       C <= C;
  end
end</pre>
```




```
/*NOTE
LUT_sin table is a wave look up table with 8 bit index from 0\sim255
the range of output data 0\sim255
*/
```

```
module LUT_sin(
input[7:0] phase_idx,
output reg[7:0] data
);
```

Simulation


- 1. Disable top.v
- 2. Disable design_1_wrapper.v
- 3. Enable top_tb.v
- 4. Set top tb.v as top






FPFA synthesis

- 1. Enable top_tb.v
- 2. Enable top.v
- 3. Enable design_1_wrapper.v
- 4. Set design_1_wrapper.v as






基礎題

產生一組clock divider之波型,結報需解釋波型的產生方法與波型圖擷圖(如下圖)。

以及開發版LED4及LED5之成果照片(白燈,及紅綠藍色燈)




加分題


請解釋TOP.v所呼叫的各函式之程式碼 越詳細分數越高 沒寫不扣分

FPGA(60%)

同學需在lab9_Breathing_LED的專案內的top.v檔實作呼吸燈電路。同學可依需求修改top檔案內非port name的部分(切記不可修改top.v的port name,不然會合成失敗)。接著合成Bitstream檔並燒入到FPGA內。




● Note: FPGA内LED4、LED5内有三種獨立RGB LED燈。同學可自行挑選。沒有使用的output線路記得要在top module內接地。
(Assign to 0)。




```
module top(
input sysclk,
input [1:0] sw,
input [3:0] btn,
output wire [3:0] led,
output wire led4_b,
output wire led4_g,
output wire led4_r,
output wire led5_b,
output wire led5_r
output wire led5_r
);
```


PYNQ-Z2 Board Hardware Introduction



Install PYNQ-Z2 board file package




PATH%/Xilinx/Vivado/2021.2/data/boards/board files




Board Connection Checking


- 1. plug micro USB and power port
- 2. Turn on power switch
- 3. Connect to device
- 4. Check hardware panel

.Connect to device(Left down manual)






Hardware panel



FPGA 合成&燒錄



Note up-right side



