

Self-defined Topic:

A critical study on Arm SME ISA and RISC-V processors

Pei-Yu Lin



Questions

1. How does Arm make the Matrix ISA scalable across different vector implementations?
2. How do instructions interact between vector and matrix registers?
3. How to make an Arm SME-like RISC-V Vector-Matrix Extensions?

Matrix Multiplication (MatMul)


Which fields need Matrix Multiplication

- Computer Graphs
- Digital Signal Processing
- Machine Learning



- Because of DNN, Matrix-based workload ↑

Vector Architecture Matrix Architecture



How a matrix multiplication can be performed using the outer product operation?

Calculating the outer product of two vectors a and b gives a result matrix C containing the outer product:

$$C = a \otimes b = ab^T = \begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix} \begin{bmatrix} b_0 & b_1 & b_2 & b_3 \end{bmatrix} = \begin{bmatrix} a_0b_0 & a_0b_1 & a_0b_2 & a_0b_3 \\ a_1b_0 & a_1b_1 & a_1b_2 & a_1b_3 \\ a_2b_0 & a_2b_1 & a_2b_2 & a_2b_3 \\ a_3b_0 & a_3b_1 & a_3b_2 & a_3b_3 \end{bmatrix}$$

a

a_0
 a_1
 a_2
 a_3

 $\otimes$

b

b_0
 b_1
 b_2
 b_3

 $=$

C

a_0b_0	a_0b_1	a_0b_2	a_0b_3
a_1b_0	a_1b_1	a_1b_2	a_1b_3
a_2b_0	a_2b_1	a_2b_2	a_2b_3
a_3b_0	a_3b_1	a_3b_2	a_3b_3

Now consider multiplying two matrices, a and b:

$$C = a * b = \begin{bmatrix} a_{00} & a_{01} \\ a_{10} & a_{11} \\ a_{20} & a_{21} \\ a_{30} & a_{31} \end{bmatrix} \begin{bmatrix} b_{00} & b_{01} & b_{02} & b_{03} \\ b_{10} & b_{11} & b_{12} & b_{13} \end{bmatrix} = \begin{bmatrix} a_{00} \\ a_{10} \\ a_{20} \\ a_{30} \end{bmatrix} \begin{bmatrix} b_{00} & b_{01} & b_{02} & b_{03} \end{bmatrix} + \begin{bmatrix} a_{01} \\ a_{11} \\ a_{21} \\ a_{31} \end{bmatrix} \begin{bmatrix} b_{10} & b_{11} & b_{12} & b_{13} \end{bmatrix}$$

a_{x0}

b_{0x}

 $\otimes$

C'

a_{x1}

b_{1x}

 $\otimes$

C''

$+$

C


Step1

Step2

Source: Arm Blog [8]


Integrate OPE & MRF into Spatz

RISC-V Vector Processor: Spatz



Source: Spartz [12]

Outer Product Engine is a Distributed Architecture




Instructions for Outer Product Engine in RISC-V Vector Processor

Arm released SME in 2021 Apple M4 applies Armv9 architecture




- Proposed Vector Matrix Extension
- Open-source
- (-) No standardized VME

What is **ARM Scalable Matrix Extension (SME)**?



Arm SME's Key Feature

Streaming SVE switching mode




$$SVL \geq VL$$

SVL (streaming vector length) can be 128-bit, 256-bit, 512-bit, 1048-bit, and 2056-bit

- (+) longer SVL better utilizes memory bandwidth
- (+) shorter VL reduces energy and latency during accessing
- integrates both matrix and vector operations within same HW e.g. 2D Convolution (SVL) → 1D RELU (VL)

- general-purpose
- complex data structures
- complex predication (branch)
- high-throughput
- large datasets
- Simple control flow




Source: Arm Blog [8]

Scalable Vector Extension (SVE)

32 vector registers (Z0 to Z31)

16 predicate registers (P0 to P15)



Vector length agnostic (VLA)

Use a counter to record # of elements (32-bit) in one vector; for-loop stride = `cntw()`

Predicate Register

to mask partial vector operation at matrix edges
(+) no need explicit cleanup code when handling a loop tail or pivoting in matrix factorization

e.g. matmul with 11 elements in VLEN=4 elems register


NEON

```
for (int i_idx=0; i_idx<n; i_idx+=8) {  
    for_loop_j  
    for_loop_k    iter=0, 1  
}  
  
for (int i_idx=(n-4); i_idx<n; i_idx+=3) {  
    for_loop_j'  
    for_loop_k'    iter=2 (cleanup code)  
}
```

SVE/SVE2

```
for (int i_idx=0; i_idx<n; i_idx+=svcntw()) {  
    // calculate predicate for this i_idx  
    svbool_t pred = svwhilelt_b32_u32(i_idx, n);  
    for_loop_j  
    for_loop_k  
    P0=[1, 1, 1, 1]  
    P1=[1, 1, 1, 1]  
    P2=[1, 1, 1, 0]
```

SME/SME2




Source: Arm Blog [9]

Access approach 1: ZA array vector

ZA array

2D square byte array with dimension
(SVL in bytes) X (SVL in bytes)



- The ZA array can be accessed as SVL-bit vectors that contain 8-bit, 16-bit, 32-bit, 64-bit, or 128-bit elements:
 - `ZA.B[N]`, `ZA.H[N]`, `ZA.S[N]`, `ZA.D[N]`, `ZA.Q[N]`
- $N = \# \text{ of ZA array vectors} = \# \text{ of bytes in SVL}$
 - E.g. if SVL is 256-bit, the number of ZA array vectors is 32.
- New instr for load and store ZA array vectors $\leftrightarrow$ memory:
 - `LDR ZA[<Wv>, <imm>], [<Xn|SP>{, #<imm>, MUL VL}]`
 - `STR ZA[<Wv>, <imm>], [<Xn|SP>{, #<imm>, MUL VL}]`

Access approach 2: ZA tile


ZA tile

- a square, 2D sub-array of elements within the ZA array.
- Use the tile name to access a whole ZA tile
- The number of tiles is determined by the element data type size.


Element data type size	Number of tiles	Tile names
8-bit	1	ZA0.B
16-bit	2	ZA0.H-ZA1.H
32-bit	4	ZA0.S-ZA3.S
64-bit	8	ZA0.D-ZA7.D
128-bit	16	ZA0.Q-ZA15.Q

Example: SVL = 256-bit (32-byte)

(1) the element data type size is 8-bit, ZA can be viewed as ZA0.B, and as 32 x (32 x 1-byte) vectors.



(2) the element data type size is 16-bit, ZA can be viewed as two tiles, ZA0.H and ZA1.H, and each tile can be viewed as 16x (16x 2-byte) vectors.




Source: Arm Blog [8]


Access approach 3: ZA tile slice

ZA tile slice

- a 1D set of horizontally or vertically contiguous elements within a ZA tile.



Example of the combined view of different element data type sizes, and horizontal and vertical tile slices.



Source: Arm Blog [8]

Common Arm's SME instructions

- Instructions that accumulate or subtract the outer product of two vectors into a ZA tile
- Load, store, and move instructions that transfer a vector to or from a ZA tile row or column
- Instructions that add a vector horizontally or vertically to a ZA tile
- instructions that add a multiple of the vector size in Streaming SVE mode to a scalar register


(1) Outer product and accumulate or subtract instructions (MOPS)

Support different data type: 8-bit and 16-bit integer, FP16, BF16, FP32, and FP64 floating point

Examples with SVL=128-bit

Case 1: FP32, FP64


- FMOPA $\langle ZAda \rangle.S, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.S, \langle Zm \rangle.S$
- FMOPS $\langle ZAda \rangle.Q, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.Q, \langle Zm \rangle.Q$



FP32 outer product and accumulate
FP32 outer product and accumulate or subtract
FMOPA $\langle ZAda \rangle.S, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.S, \langle Zm \rangle.S$

Case 2: FP16, BF16, INT16, INT8, I16I64

- UMOPA $\langle ZAda \rangle.S, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.B, \langle Zm \rangle.B$
- BFMOPA $\langle ZAda \rangle.S, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.H, \langle Zm \rangle.H$




INT8 outer product and accumulate
INT8 outer product and accumulate
UMOPA $\langle ZAda \rangle.S, \langle Pn \rangle/M, \langle Pm \rangle/M, \langle Zn \rangle.B, \langle Zm \rangle.B$

Source: Arm Blog [9]

(2) Other instructions

Addition of a vector to ZA rows and columns

- `ADDHA ZA0.S, P0/M, P1/M, Z1.S`
- `ADDVA ZA0.S, P0/M, P1/M, Z1.S`



Source: Arm Blog [9]

Tile slice load and store instructions

- `LD1B, LD1H, LD1S, LD1D, and LD1Q`
 - `LD1B ZA0H.B[W0, #imm], P0/Z, [X1, X2]`
- `ST1B, ST1H, ST1S, ST1D, and ST1Q`
 - `ST1H ZA1V.H[W0, #imm], P2, [X1, X2, LSL #1]`

Tile slice move instructions

- `MOV ZA0H.B[W0, #imm], P0/M, Z0.B`
- `MOVA ZA0H.B[W0, #imm], P0/M, Z0.B`

ZA array vector load/store instructions

- `STR ZA[<Wv>, <imm>], [<Xn|SP>{, #<imm>, MUL VL}]`

Zero ZA tile instruction

- `ZERO { <mask> }`

Proposed RISC-V Vector-Matrix Extension (VME)

TABLE I: Instruction Mapping: Arm SME vs. Proposed RISC-V VME

Functional Category	Arm SME	Proposed RISC-V VME	Execution Unit
Matrix Outer Product Accumulate / Subtract	FMOPA	vme.mopa.vv	Outer Product Engine
	FMOPS	vme.mops.vv	
Vector-Tile Add (Horiz. / Vert.)	ADDHA	vme.addh.va	Accumulator ALU
	ADDVA	vme.addv.va	
Tile Slice Movement (Insert / Extract)	MOVA	vme.mov.v.acc	Slice Move Unit
		vme.mov.acc.v	
Transposed Access (Row / Column)	ZA0H.S	za0h.s	Slice Move Unit
	ZA0V.S	za0v.s	
State Initialization	ZERO	vme.tile.zero	MRF Controller
Context Management (Load / Store)	LDR	vme.ldr	LSU / DMA
	STR	vme.str	

vme.mopa.vv [acc], [vs2], [vs1]

vme.addh.va [acc], [vs1]
add vector vs1 to every horizontal row or vertical column of an MRF tile.

vme.mov.v.acc [acc],[vs2], [rs1]
Transpose-on-the-fly : facilitate data exchange between 1D vector register and 2D array.

vme.tile.zero [acc]
clears the specified MRF tile

Simulation Setup

(1) Toolchain: LLVM Backend Definition

```
1 // --- Register Class: Matrix Register File (MRF) ---
2 def VME_ACC : RISCRegisterClass<[v32f32], 512, {add
  (sequence "MRF%u", 0, 7)}>;
3
4 // --- 1. Arithmetic Operations (OPE) ---
5 def VME_MOPA_VV : RVInstV<0b000000, 0b111,
  OPC_Custom_3, (outs VME_ACC:$acc), (ins VME_ACC:
  $acc_wb, VR:$vs2, VR:$vs1), "vme.mopa.vv", "$acc
  , $vs2, $vs1"> { let Constraints = "$acc =
  $acc_wb"; }
6
7 def VME_ADDH_VA : RVInstV<0b000101, 0b111,
  OPC_Custom_3, (outs VME_ACC:$acc), (ins VME_ACC:
  $acc_wb, VR:$vs1), "vme.addh.va", "$acc, $vs1">
  { let Constraints = "$acc = $acc_wb"; }
8
9 // --- 2. Data Movement Operations ---
10 def VME_MOV_ACC_V : RVInstV<0b000001, 0b111,
  OPC_Custom_3, (outs VR:$vd), (ins VME_ACC:$acc,
  GPR:$rs1), "vme.mov.acc.v", "$vd, $acc, $rs1">;
11
12 def VME_MOV_V_ACC : RVInstV<0b000010, 0b111,
  OPC_Custom_3, (outs VME_ACC:$acc), (ins VME_ACC:
  $acc_wb, VR:$vs2, GPR:$rs1), "vme.mov.v.acc", "
  $acc, $vs2, $rs1"> { let Constraints = "$acc =
  $acc_wb"; }
13
14 // --- 3. Context Management (Load/Store) ---
15 def VME_LDR : RVInstI<0b001000, 0b111, OPC_Custom_3
  , (outs VME_ACC:$acc), (ins GPR:$rs1, simml2:
  $imm12), "vme.ldr", "$acc, ${imm12}({rs1})">; def
  VME_STR : RVInstS<0b001001, 0b111, OPC_Custom_3
  , (outs), (ins VME_ACC:$acc, GPR:$rs1, simml2:
  $imm12), "vme.str", "$acc, ${imm12}({rs1})">;
```

Define a new 2D register
class VME_ACC
⇒ 8 32x32 FP32 MRF

Define new instructions
& Map into RISC-V
Custom-3 space

Listing 1: Consolidated LLVM TableGen Definitions for VME

(2) Functional Simulation: Spike (C++)

```
1 // 1. vme_mopa_vv.h: Matrix Outer-Product
  Accumulation
2 auto& V1 = P.get_vreg(insn.rs1());
3 auto& V2 = P.get_vreg(insn.rs2());
4 size_t elms = P.VU.vlmax;
5
6 for (size_t r = 0; r < elms; ++r) {
7   float val_row = V2.get_float32(r);
8   for (size_t c = 0; c < elms; ++c) {
9     float val_col = V1.get_float32(c);
10    float* acc_ptr = (float*)&STATE.
11    mrf_array[acc_offset + (r * elms + c) * 4];
12    *acc_ptr += (val_row * val_col);
13  }
14 }
15
16 // 2. vme_mov_acc_v.h: Extract MRF Slice to
  Vector Register
17 req_t slice_idx = RS1;
18 auto& VD = P.get_vreg(insn.rd());
19 for (size_t i = 0; i < elms; ++i) {
20   float val = (float*)&STATE.mrf_array[
21   acc_offset + (slice_idx * elms + i) * 4]; VD
22   .set_float32(i, val);
23 }
24
25 // 3. vme_ldr.h: Load Memory to MRF Tile
26 req_t base_addr = RS1 + insn.i_imm();
27 for (size_t i = 0; i < elms; ++i) {
28   float val = MMU.load_float32(base_addr + i *
29   4);
30   (float*)&STATE.mrf_array[acc_offset + i * 4]
31   = val;
32 }
```

Listing 2: Spike Behavioral Logic for VME ISA

To verify the behavioral
logic of the Outer Product
Engine (OPE)

- extend the processor
state with a
mrf_array
- apply a "Golden
Model" in the SpikeISA
Simulator


Comparative Analysis: RVV vs. VME Implementation

```
1 void gemm_rvv_kernel(float* A, float* B, float* C,  
2 int M, int N, int K) {  
3     size_t vl = __riscv_vsetvl_e32m1(N);  
4     for (int i = 0; i < M; i++) {  
5         for (int j = 0; j < N; j++) {  
6             vfloat32m1_t acc =  
7             __riscv_vfmv_v_f_f32m1(0.0f, vl);  
8             for (int k = 0; k < K; k++) {  
9                 vfloat32m1_t va =  
10                __riscv_vle32_v_f32m1(&A[iK + k], vl);  
11                float b = B[kN + j];  
12                // Bottleneck: NK scalar-to-vector  
13                FMACC callsacc =  
14                __riscv_vfmacc_vf_f32m1(acc, b, va, vl);  
15                __riscv_vse32_v_f32m1(&C[iN + j], acc,  
16                vl);  
17            }  
18        }  
19    }
```

Listing 3: Standard GEMM Kernel using RISC-V Vector (RVV) 1.0

$O(m * n * k)$
scalar-directed loops

(-) has triple-nested loop, issuing FMACC commands for every row-column dot product.



Refactor a GEMM kernel
from using RVV to VME

```
1 void gemm_vme_kernel(float* A, float* B, float* C,  
2 int N) {  
3     // Stage 1: Fast MRF Reset  
4     __builtin_riscv_vme_tile_zero(0);  
5  
6     // Stage 2: Outer-Product Updates (VAU unburdens  
7     // Scalar Core)  
8     for (int k = 0; k < N; k++) {  
9         vfloat32m1_t vec_a = __riscv_vle32_v_f32m1(&  
10        A[k * N], N);  
11        vfloat32m1_t vec_b = __riscv_vle32_v_f32m1(&  
12        B[k], N);  
13        // Atomic MOPA replaces inner loop and  
14        // scalar overhead  
15        __builtin_riscv_vme_mopa_vv(0, vec_a, vec_b)  
16    }  
17  
18    // Stage 3: Seamless VRF-MRF movement for ReLU  
19    // activation  
20    for (int i = 0; i < N; i++) {  
21        vfloat32m1_t res =  
22        __builtin_riscv_vme_mov_acc_v(0, i);  
23        res = __riscv_vfmax_vf_f32m1(res, 0.0f, N);  
24        __riscv_vse32_v_f32m1(&C[i * N], res, N);  
25    }  
26 }
```

Listing 4: Proposed GEMM Kernel using RISC-V Vector-Matrix Extension (VME)

$O(k)$
matrix-centric atomic operations

(+) ↓ instr issue pressure by VLx

(+) allow VRF & MRF movement → a hybrid pipeline (2D density +1D flexibility)

Evaluation via Architectural Analogy

- No license for environment setup (LLVM, Simulator...)
- Arm SME serve as a reliable proxy

Metrics	Estimated Improvement
Instruction Density	↓ VL x
L1-to-Register Traffic Reduction	40% – 70% [4]
FP32 GEMM Speedup	3.2x – 3.5x [5]
LU Decomposition Speedup	1.2x – 3.4x [5]

Final Remark

- Vector architecture → Matrix Architecture due to massive workload
- Arm SME is a good paradigm for the matrix extension
 - Inherit Vector Length Agnostics & Predicate register from SVE to make Z registers and ZA array scalable.
 - Support versatile ZA access approaches
- Thanks to the RISC-V custom space for extension, we define a few Arm's SME-like VME for RISC-V Vector processor with dedicated Matrix register Files.

Future challenge

- Area ↑ (due to added Matrix Register Files)
- L2-to-main memory bandwidth saturates. → Need tighter integration with multi-banked scratchpad memories to sustain the massive data consumption of the OPE.

**Thank you
for your attention!**

References

- [1] Rui Xu, Sheng Ma, Yang Guo, and Dongsheng Li. 2023. A survey of design and Optimization for systolic array-based DNN accelerators. ACM Computing Surveys 56, 1 (June 2023), 1–37. <https://doi.org/10.1145/3604802>
- [2] Leveraging Arm’s Scalable Matrix Extension to Accelerate Matrix Multiplication Kernels.pdf
- [3] LOw-COst yet High-Performant sparse Matrix-Matrix multiplication on arm SME architectures. Retrieved from <https://arxiv.org/html/2511.08158>
- [4] F. Wilkinson and S. McIntosh-Smith, “An Initial Evaluation of Arm’s Scalable Matrix Extension”, in 2022 IEEE/ACM International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), 2022, pp. 135–140, doi: 10 .1109/PMBS56514.2022.00018.
- [5] Alhagi Manneh and Karim Haque. 2025. Evaluating Scalable Matrix Extension versus Scalable Vector Extension: Performance Analysis of Numerical Kernels on Modern ARM Architectures. Retrieved from <https://kth.diva-portal.org/smash/get/diva2:1985695/FULLTEXT01.pdf>
- [6] Arm Scalable Vector Extension and application to Machine Learning.pdf
- [7] Arm Blog – Part 1: Arm Scalable Matrix Extension (SME) Introduction
- [8] Arm Blog - Part 2: Arm Scalable Matrix Extension (SME) Instructions
- [9] Arm Blog - Part 3: Matrix-matrix multiplication. Neon, SVE, and SME compared
- [10] Arm Website - SME Programmer’s Guide
- [11] Arm Architecture Reference Manual for A-profile architecture.pdf (w/ 14734 pages...
- [12] M. Perotti, S. Riedel, M. Cavalcante, and L. Benini, “Spatz: Clustering compact risc-v-based vector units to maximize computing efficiency,”2025. [Online]. Available: <https://arxiv.org/abs/2309.10137>