

CDA 4203L Spring 2018
Computer System Design Lab
Lab 1 - Schematic Capture
Handed out on Tuesday, 16th January
Due Date: 11:59 PM, Friday, 26th January

This is an individual assignment. No teaming allowed.

Objectives: To learn and practice schematic entry and simulation.

Problem: Implement an ALU (Arithmetic Logic Unit) satisfying the following functional requirements. You should complete schematic capture tutorial, before you start on this lab.




Figure 1: ALU Port Interface and Function Table

1. (10 pts) Design and create a schematic of the ALU using ISE Schematic Entry tool.
2. (10 pts) Create a test bench and use it to test the ALU functionality. Include at least two test vectors per function.

Deliverables: A concise report that includes your design and simulation results.

Report Organization (A template will be provided on Blackboard):

- ☐ Cover sheet
- ☐ ALU schematic
- ☐ Brief description of your design
- ☐ Simulation waveforms
- ☐ IP Block
- ☐ Feedback: Hours spent, Exercise difficulty (Easy, Medium, Hard)

Important:

- ☐ Do not discard your design. It will be used as starting point for subsequent lab exercise(s).
- ☐ You need to submit your report on Canvas in PDF format. No hardcopy is needed.