

# 1. Description

# 1.1. Project

Project Name	my12
Board Name	NUCLEO-F767ZI
Generated with:	STM32CubeMX 6.0.1
Date	08/16/2020


# 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x7
MCU name	STM32F767ZITx
MCU Package	LQFP144
MCU Pin number	144

# 1.3. Core(s) information

Core(s)	Arm Cortex-M7	

# 2. Pinout Configuration



# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
1	PE2	I/O	SPI4_SCK	
3	PE4	I/O	SPI4_NSS	
4	PE5	I/O	SPI4_MISO	
5	PE6	I/O	SPI4_MOSI	
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	USER_Btn [B1]
8	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
10	PF0	I/O	I2C2_SDA	
11	PF1	I/O	I2C2_SCL	
16	VSS	Power		
17	VDD	Power		
18	PF6	I/O	UART7_RX	
19	PF7	I/O	UART7_TX	
20	PF8	I/O	UART7_DE	
21	PF9 *	I/O	GPIO_Output	probe1
23	PH0/OSC_IN	I/O	RCC_OSC_IN	MCO [STM32F103CBT6_PA8]
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	RMII_MDC [LAN8742A-CZ- TR_MDC]
28	PC2	I/O	SPI2_MISO	
29	PC3	I/O	SPI2_MOSI	
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP	I/O	UART4_TX	
35	PA1	I/O	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
36	PA2	I/O	ETH_MDIO	RMII_MDIO [LAN8742A-CZ- TR_MDIO]
37	PA3	I/O	ADC1_IN3, ADC3_IN3, ADC2_IN3	
38	VSS	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
39	VDD	Power		
40	PA4	I/O	DAC_OUT1	
41	PA5	I/O	TIM2_CH1	
42	PA6	I/O	MDIOS_MDC	
43	PA7	I/O	ETH_CRS_DV	RMII_CRS_DV [LAN8742A-
45	FAI	1/0	LIII_GRO_DV	CZ-TR_CRS_DV]
44	PC4	I/O	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ- TR_RXD0]
45	PC5	I/O	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ- TR_RXD1]
46	PB0 *	I/O	GPIO_Output	LD1
48	PB2	I/O	SPI3_MOSI	
51	VSS	Power		
52	VDD	Power		
54	PF14	I/O	I2C4_SCL	
55	PF15	I/O	I2C4_SDA	
60	PE9	I/O	DAC_EXTI9	
61	VSS	Power		
62	VDD	Power		
63	PE10 *	I/O	GPIO_Output	XBEE_DTR
67	PE14 *	I/O	GPIO_Output	LP_FILT
68	PE15 *	I/O	GPIO_Output	XBEE_RST
69	PB10	I/O	TIM2_CH3	
70	PB11 *	I/O	GPIO_Output	
71	VCAP_1	Power		
72	VDD	Power		
73	PB12	I/O	UART5_RX	
74	PB13	I/O	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ- TR_TXD1]
75	PB14 *	I/O	GPIO_Output	LD3 [Red]
76	PB15	I/O	UART4_CTS	
77	PD8	I/O	USART3_TX	STLK_RX [STM32F103CBT6_PA3]
78	PD9	I/O	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
80	PD11 *	I/O	GPIO_Output	LED_D1
81	PD12 *	I/O	GPIO_Output	LED_D2
82	PD13 *	I/O	GPIO_Output	LED_D3
83	VSS	Power		
84	VDD	Power		


Pin Number         Pin Name         Pin Type           LQFP144         (function after reset)           85         PD14 * I/O           86         PD15 * I/O           87         PG2 * I/O           91         PG6 * I/O           92         PG7 * I/O           93         PG8           94         VSS           Power	GPIO_Output GPIO_Output GPIO_Output GPIO_Output GPIO_Output GPIO_Input USART6_DE	LED_D4  LED_D5  CS_PGA  USB_PowerSwitchOn [STMPS2151STR_EN]  USB_OverCurrent [STMPS2151STR_FAULT]
reset)           85         PD14 *         I/O           86         PD15 *         I/O           87         PG2 *         I/O           91         PG6 *         I/O           92         PG7 *         I/O           93         PG8         I/O	GPIO_Output GPIO_Output GPIO_Output GPIO_Output GPIO_Output	LED_D5  CS_PGA  USB_PowerSwitchOn [STMPS2151STR_EN]  USB_OverCurrent
85 PD14 * I/O  86 PD15 * I/O  87 PG2 * I/O  91 PG6 * I/O  92 PG7 * I/O  93 PG8 I/O	GPIO_Output GPIO_Output GPIO_Output GPIO_Input	LED_D5  CS_PGA  USB_PowerSwitchOn [STMPS2151STR_EN]  USB_OverCurrent
87 PG2 * I/O 91 PG6 * I/O 92 PG7 * I/O 93 PG8 I/O	GPIO_Output  GPIO_Output  GPIO_Input	CS_PGA USB_PowerSwitchOn [STMPS2151STR_EN] USB_OverCurrent
91 PG6 * I/O  92 PG7 * I/O  93 PG8 I/O	GPIO_Output  GPIO_Output  GPIO_Input	USB_PowerSwitchOn [STMPS2151STR_EN] USB_OverCurrent
92 PG7 * I/O 93 PG8 I/O	GPIO_Input	[STMPS2151STR_EN] USB_OverCurrent
93 PG8 I/O	·	
	USART6_DE	
94 VSS Power		
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
95 VDDUSB Power		
96 PC6 I/O	USART6_TX	
97 PC7 I/O	TIM3_CH2	
100 PA8 I/O US	SB_OTG_FS_SOF	USB_SOF [TP1]
101 PA9 I/O US	SB_OTG_FS_VBUS	USB_VBUS
102 PA10 I/O	MDIOS_MDIO	
103 PA11 I/O U	JSB_OTG_FS_DM	USB_DM
104 PA12 I/O U	JSB_OTG_FS_DP	USB_DP
105 PA13 I/O S	SYS_JTMS-SWDIO	TMS
106 VCAP_2 Power		
107 VSS Power		
108 VDD Power		
109 PA14 I/O S\	YS_JTCK-SWCLK	TCK
110 PA15 I/O	UART4_RTS	
111 PC10 I/O	SPI3_SCK	
112 PC11 I/O	UART4_RX	
113 PC12 I/O	UART5_TX	
115 PD1 * I/O	GPIO_Output	probe2
117 PD3 I/O	SPI2_SCK	
118 PD4 I/O	USART2_DE	
119 PD5 I/O	USART2_TX	
120 VSS Power		
121 VDDSDMMC Power		
122 PD6 I/O	USART2_RX	
124 PG9 I/O	USART6_RX	
126 PG11 I/O	ETH_TX_EN	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
128 PG13 I/O	ETH_TXD0	RMII_TXD0 [LAN8742A-CZ- TR_TXD0]
130 VSS Power		
131 VDD Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
133	PB3 **	I/O	SYS_JTDO-SWO	SWO
134	PB4	I/O	SPI3_MISO	
136	PB6	I/O	I2C1_SCL	
137	PB7 *	I/O	GPIO_Output	LD2 [Blue]
138	воото	Boot		
139	PB8	I/O	TIM4_CH3	
140	PB9	I/O	I2C1_SDA	
141	PE0 *	I/O	GPIO_Output	
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

<sup>\*\*</sup> The pin is affected with a peripheral function but no peripheral mode is activated

# 4. Clock Tree Configuration



Page 7

# 5. Software Project

# 5.1. Project Settings

Name	Value
Project Name	my12
Project Folder	C:\projects\lightning\my12
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.15.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x40000
Minimum Stack Size	0x8000

# 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	Yes
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	Yes
Enable Full Assert	Yes

# 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_MDIOS_Init	MDIOS
5	MX_USB_DEVICE_Init	USB_DEVICE
6	MX_USART2_UART_Init	USART2
7	MX_ADC1_Init	ADC1
8	MX_ADC2_Init	ADC2
9	MX_ADC3_Init	ADC3
10	MX_LWIP_Init	LWIP
11	MX_RNG_Init	RNG

Rank	Function Name	IP Instance Name
12	MX_TIM6_Init	TIM6
13	MX_TIM3_Init	TIM3
14	MX_TIM7_Init	TIM7
15	MX_TIM1_Init	TIM1
16	MX_CRC_Init	CRC
17	MX_TIM2_Init	TIM2
18	MX_USART6_UART_Init	USART6
19	MX_DAC_Init	DAC
20	MX_FATFS_Init	FATFS
21	MX_I2C1_Init	I2C1
22	MX_UART4_Init	UART4
23	MX_UART5_Init	UART5
24	MX_UART7_Init	UART7
25	MX_USART3_UART_Init	USART3
26	MX_SPI4_Init	SPI4
27	MX_SPI3_Init	SPI3
28	MX_SPI2_Init	SPI2
29	MX_I2C4_Init	I2C4
30	MX_I2C2_Init	I2C2
31	MX_TIM4_Init	TIM4
32	MX_IWDG_Init	IWDG
0	MX_CORTEX_M7_Init	CORTEX_M7

# 6. Power Consumption Calculator report

# 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x7
MCU	STM32F767ZITx
Datasheet	DS11532_Rev4

# 6.2. Parameter Selection

Temperature	25
Vdd	3.3

# 6.3. Battery Selection

Battery	Alkaline(9V)	
Capacity	625.0 mAh	
Self Discharge	0.3 %/month	
Nominal Voltage	9.0 V	
Max Cont Current	200.0 mA	
Max Pulse Current	0.0 mA	
Cells in series	1	
Cells in parallel	1	


# 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	ICTM FLASH-SingleBank REGON	n/a
CPU Frequency	216 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	118 mA	130 µA
Duration	0.1 ms	0.9 ms
DMIPS	462.0	0.0
Ta Max	89.42	104.98
Category	In DS Table	In DS Table

# 6.5. Results

Sequence Time	1 ms	Average Current	11.92 mA
Battery Life	2 days, 4 hours	Average DMIPS	462.24005
			DMIPS

# 6.6. Chart



# 7. IPs and Middleware Configuration

# 7.1. ADC1 mode: IN3

# 7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Triple interleaved mode only \*

DMA Access Mode DMA access mode 2

Delay between 2 sampling phases 5 Cycles

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment
Scan Conversion Mode Disabled

Continuous Conversion Mode Enabled \*
Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled \*

End Of Conversion Selection EOC flag at the end of all conversions \*

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 3
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. ADC2

mode: IN3

7.2.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Triple interleaved mode only \*

DMA Access Mode DMA access mode 2 \*

Delay between 2 sampling phases 5 Cycles

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment

Scan Conversion Mode

Continuous Conversion Mode

Disabled

Enabled \*

Discontinuous Conversion Mode

Disabled

DMA Continuous Requests

Disabled

End Of Conversion Selection EOC flag at the end of all conversions \*

ADC\_Regular\_ConversionMode:

Number Of Conversion 1
Rank 1

Channel Channel 3
Sampling Time 3 Cycles

Rank 1

Channel 3
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.3. ADC3 mode: IN3

7.3.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Triple interleaved mode only \*

DMA Access Mode DMA access mode 2 \*

Delay between 2 sampling phases 5 Cycles

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment
Scan Conversion Mode Disabled
Continuous Conversion Mode Enabled \*

Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of all conversions \*

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

Rank 1

Channel 3
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

# **7.4. CORTEX\_M7**

# 7.4.1. Parameter Settings:

#### **Cortex Interface Settings:**

Flash Interface AXI Interface
ART ACCLERATOR Disabled
Instruction Prefetch Enabled \*
CPU ICache Enabled \*
CPU DCache Disabled

## **Cortex Memory Protection Unit Control Settings:**

MPU Control Mode MPU NOT USED

## 7.5. CRC

mode: Activated

# 7.5.1. Parameter Settings:

#### **Basic Parameters:**

Default Polynomial State Enable

Default Init Value State Enable

**Advanced Parameters:** 

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

7.6. DAC

mode: OUT1 Configuration mode: External Trigger 7.6.1. Parameter Settings:

**DAC Out1 Settings:** 

Output Buffer Enable

Trigger Out event \*

Wave generation mode Disabled

7.7. ETH

Mode: RMII

7.7.1. Parameter Settings:

**Advanced: Ethernet Media Configuration:** 

Auto Negotiation Enabled

**General: Ethernet Configuration:** 

Ethernet MAC Address 00:80:E1:00:AA:02 \*

PHY Address 0 \*

**Ethernet Basic Configuration:** 

Rx Mode Interrupt Mode

TX IP Header Checksum Computation

By software \*

7.7.2. Advanced Parameters:

**External PHY Configuration:** 

PHY LAN8742A\_PHY\_ADDRESS

PHY Address Value 0

PHY Reset delay these values are based on a 1 ms

Systick interrupt

0x000000FF \*

PHY Configuration delay

PHY Read TimeOut

Ox0000FFF \*

PHY Write TimeOut

Ox0000FFF \*

**Common: External PHY Configuration:** 

Transceiver Basic Control Register 0x00 \*

Transceiver Basic Status Register 0x01 \* **PHY Reset** 0x8000 \* Select loop-back mode 0x4000 \* Set the full-duplex mode at 100 Mb/s 0x2100 \* Set the half-duplex mode at 100 Mb/s 0x2000 \* Set the full-duplex mode at 10 Mb/s 0x0100 \* Set the half-duplex mode at 10 Mb/s 0x0000 \* Enable auto-negotiation function 0x1000 \* Restart auto-negotiation function 0x0200 \* Select the power down mode 0x0800 \* Isolate PHY from MII 0x0400 \* Auto-Negotiation process completed 0x0020 \* Valid link established 0x0004 \* Jabber condition detected 0x0002 \*

#### **Extended: External PHY Configuration:**

PHY special control/status register Offset

Ox1F \*

PHY Speed mask

Ox0004 \*

PHY Duplex mask

Ox0010 \*

PHY Interrupt Source Flag register Offset

Ox001D \*

PHY Link down inturrupt

Ox000B \*

## 7.8. **GPIO**

7.9. I2C1 I2C: I2C

# 7.9.1. Parameter Settings:

## Timing configuration:

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x20404768 \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.10. I2C2 I2C: I2C

# 7.10.1. Parameter Settings:

## Timing configuration:

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x20404768 \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.11. I2C4 I2C: I2C

# 7.11.1. Parameter Settings:

## Timing configuration:

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x20404768 \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

## 7.12. IWDG

mode: Activated

# 7.12.1. Parameter Settings:

## **Watchdog Clocking:**

IWDG counter clock prescaler
 IWDG window value
 IWDG down-counter reload value
 4095

## **7.13. MDIOS**

mode: Activate

# 7.13.1. Parameter Settings:

#### **Basic Parameters:**

Port Address 0
Preamble Check State Enable

# 7.14. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

# 7.14.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3

Flash Latency(WS) 7 WS (8 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100 LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Over Drive Enabled

Power Regulatror Voltage Scale Power Regulator Voltage Scale 1

7.15. RNG

mode: Activated

7.16. SPI2

**Mode: Full-Duplex Master** 7.16.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola

Data Size 16 Bits \*

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 256 \*

Baud Rate 210.937 KBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

7.17. SPI3

Mode: Full-Duplex Slave 7.17.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola
Data Size 4 Bits
First Bit MSB First

**Clock Parameters:** 

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

7.18. SPI4

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

7.18.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 54.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Output Hardware

7.19. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM12** 

7.20. TIM1

**Clock Source : Internal Clock** 

7.20.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 0

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

7.21. TIM2

Slave Mode: Reset Mode Trigger Source: TI1FP1

Clock Source: Internal Clock

Channel1: Input Capture direct mode Channel2: Input Capture indirect mode Channel3: Input Capture direct mode

7.21.1. Parameter Settings:

## **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 400000000 \*

Internal Clock Division (CKD)

auto-reload preload

Slave Mode Controller

No Division

Disable

Reset Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 2:** 

Polarity Selection Rising Edge
IC Selection Indirect
Prescaler Division Ratio No division

**Input Capture Channel 3:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

7.22. TIM3

Clock Source : Internal Clock
Channel2: PWM Generation CH2

7.22.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 10800 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 10000 \*

Internal Clock Division (CKD) No Division auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (16 bits value)

10 \*

Fast Mode

CH Polarity

High

7.23. TIM4

Clock Source: Internal Clock Channel3: Output Compare CH3

7.23.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 1100 \*

Internal Clock Division (CKD) No Division auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Compare Pulse (OC1) \*

**Output Compare Channel 3:** 

Mode Toggle on match \*

Pulse (16 bits value) 550 \*
CH Polarity High

7.24. TIM6

mode: Activated

7.24.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 10800 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 10000 \*

auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Trigger Event Selection Enable (CNT\_EN) \*

7.25. TIM7

mode: Activated

7.25.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 9600 \*

auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Trigger Event Selection Update Event \*

7.26. UART4

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.26.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

7.27. UART5

**Mode: Asynchronous** 

7.27.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Auto Baudrate Disable
TX Pin Active Level Inversion Disable

RX Pin Active Level Inversion Disable
Data Inversion Disable
TX and RX Pins Swapping Disable
Overrun Enable
DMA on RX Error Enable
MSB First Disable

## 7.28. UART7

**Mode: Asynchronous** 

mode: Hardware Flow Control (RS485)

7.28.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
Polarity High
Assertion Time 0
Deassertion Time 0

#### **Advanced Features:**

Auto Baudrate Disable TX Pin Active Level Inversion Disable RX Pin Active Level Inversion Disable Disable Data Inversion TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

## 7.29. USART2

**Mode: Asynchronous** 

mode: Hardware Flow Control (RS485)

# 7.29.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
Polarity High
Assertion Time 0
Deassertion Time 0

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Disable Data Inversion TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

## 7.30. USART3

# **Mode: Multiprocessor Communication**

# 7.30.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
Wake-Up Method Idle Line

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable RX Pin Active Level Inversion Disable Data Inversion Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

#### 7.31. USART6

**Mode: Asynchronous** 

mode: Hardware Flow Control (RS485)

7.31.1. Parameter Settings:

## **Basic Parameters:**

Baud Rate 9600 \*

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
Polarity High
Assertion Time 0
Deassertion Time 0

#### **Advanced Features:**

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Overrun Disable \* DMA on RX Error Disable \* MSB First Disable

# 7.32. USB\_OTG\_FS

Mode: Device\_Only mode: Activate\_SOF mode: Activate\_VBUS

7.32.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Low powerDisabledLink Power ManagementDisabledVBUS sensingEnabledSignal start of frameEnabled

# 7.33. FATFS

mode: User-defined 7.33.1. Set Defines:

#### Version:

FATFS version R0.12c

#### **Function Parameters:**

FS\_READONLY (Read-only mode) Disabled
FS\_MINIMIZE (Minimization level) Disabled

USE\_STRFUNC (String functions) Enabled with LF -> CRLF conversion

USE\_FIND (Find functions)

USE\_MKFS (Make filesystem function)

USE\_FASTSEEK (Fast seek function)

USE\_EXPAND (Use f\_expand function)

USE\_CHMOD (Change attributes function)

USE\_LABEL (Volume label functions)

Disabled

USE\_FORWARD (Forward function)

Disabled

#### **Locale and Namespace Parameters:**

CODE\_PAGE (Code page on target)

USE\_LFN (Use Long Filename)

Disabled

MAX\_LFN (Max Long Filename)

255

LFN\_UNICODE (Enable Unicode) ANSI/OEM
STRF\_ENCODE (Character encoding) UTF-8
FS\_RPATH (Relative Path) Disabled

#### **Physical Drive Parameters:**

VOLUMES (Logical drives) 1

MAX\_SS (Maximum Sector Size) 512

MIN\_SS (Minimum Sector Size) 512

MULTI\_PARTITION (Volume partitions feature)

USE\_TRIM (Erase feature)

Disabled

FS\_NOFSINFO (Force full FAT scan)

0

**System Parameters:** 

FS\_TINY (Tiny mode) Disabled
FS\_EXFAT (Support of exFAT file system) Disabled

FS\_NORTC (Timestamp feature) Dynamic timestamp

NORTC\_YEAR (Year for timestamp) 2015

NORTC\_MON (Month for timestamp) 6

NORTC\_MDAY (Day for timestamp) 4

FS\_REENTRANT (Re-Entrancy) Enabled FS\_TIMEOUT (Timeout ticks) 1000

SYNC\_t (O/S sync object) osSemaphoreld

FS\_LOCK (Number of files opened simultaneously) 2

#### 7.34. FREERTOS

Interface: CMSIS\_V1

# 7.34.1. Config parameters:

API:

FreeRTOS API CMSIS v1

**Versions:** 

FreeRTOS version 10.0.1 CMSIS-RTOS version 1.02

Kernel settings:

MAX\_TASK\_NAME\_LEN

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

16

TICK\_RATE\_HZ 1000 MAX\_PRIORITIES 7

MINIMAL\_STACK\_SIZE 0x100 \*

USE\_16\_BIT\_TICKS Disabled
IDLE\_SHOULD\_YIELD Enabled
USE\_MUTEXES Enabled
USE\_RECURSIVE\_MUTEXES Disabled

USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled
ENABLE\_BACKWARD\_COMPATIBILITY Enabled
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled

USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled
RECORD\_STACK\_HIGH\_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic

TOTAL\_HEAP\_SIZE

Memory Management scheme heap\_4

**Hook function related definitions:** 

USE\_IDLE\_HOOK Enabled \*
USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Enabled \*
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled

CHECK\_FOR\_STACK\_OVERFLOW Option1 \*

## Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Enabled
TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10
TIMER\_TASK\_STACK\_DEPTH 512

## Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

## 7.34.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled vTaskCleanUpResources Enabled \* Enabled vTaskSuspend vTaskDelayUntil Enabled \* Enabled vTaskDelay xTaskGetSchedulerState Enabled

xTaskResumeFromISR Enabled xQueueGetMutexHolder Enabled \* xSemaphoreGetMutexHolder Enabled \* Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled Disabled xEventGroupSetBitFromISR xTimerPendFunctionCall Enabled \* xTaskAbortDelay Disabled Disabled xTaskGetHandle

#### 7.35. LWIP

# mode: Enabled

Advanced parameters are not listed except if modified by user.

# 7.35.1. General Settings:

#### **LwIP Version:**

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.0.3

**IPv4 - DHCP Options:** 

LWIP\_DHCP (DHCP Module) Enabled

**RTOS Dependency:** 

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*)

CMSIS\_VERSION (CMSIS API Version used)

CMSIS v1

**Protocols Options:** 

 LWIP\_ICMP (ICMP Module Activation)
 Enabled

 LWIP\_IGMP (IGMP Module)
 Disabled

 LWIP\_DNS (DNS Module)
 Enabled \*

 LWIP\_UDP (UDP Module)
 Enabled

 MEMP\_NUM\_UDP\_PCB (Number of UDP Connections)
 4

 LWIP\_TCP (TCP Module)
 Enabled

MEMP\_NUM\_TCP\_PCB (Number of TCP Connections) 32 \*

## 7.35.2. Key Options:

# Infrastructure - OS Awarness Option:

NO\_SYS (OS Awarness)

OS Used

#### **Infrastructure - Timers Options:**

Enabled LWIP\_TIMERS (Use Support For sys\_timeout) **Infrastructure - Core Locking and MPU Options:** LWIP\_TCPIP\_CORE\_LOCKING (TCPIP Core Locking) Enabled \* SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection) Disabled \* Infrastructure - Heap and Memory Pools Options: MEM\_SIZE (Heap Memory Size) 12000 \* MEMP\_OVERFLOW\_CHECK (Memory Pool Overflow Protection) 2 \* MEMP\_SANITY\_CHECK (Memory Pool Sanity Check) Enabled \* LWIP\_ALLOW\_MEM\_FREE\_FROM\_OTHER\_CONTEXT (Allow Memory Free From Other Enabled \* Context) **Infrastructure - Internal Memory Pool Sizes:** MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs) 24 \* MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks) 8 \* MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections) 16 \* MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued) 16 MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1 **Pbuf Options:** PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool) 42 \* PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool) 592 **IPv4 - ARP Options:** LWIP\_ARP (ARP Functionality) Enabled ARP\_TABLE\_SIZE (Number of Active MAC-IP Address Pairs Cached) 32 \* ARP\_QUEUEING (Multiple Outgoing Queued Packets) Enabled \* ARP\_QUEUE\_LEN (Max ARP Queue Length) 32 \* **Callback - Raw Options:** LWIP\_RAW (Use Raw LwIP API) Enabled \* **Callback - TCP Options:** TCP\_TTL (Number of Time-To-Live Used by TCP Packets) 255 TCP\_WND (TCP Receive Window Maximum Size) 2144 Fnabled TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets) TCP\_MSS (Maximum Segment Size) 536 TCP\_SND\_BUF (TCP Sender Buffer Space) 1072 TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9 **Network Interfaces Options:** LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes) Enabled \* LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes) Enabled \* **NETIF - Loopback Interface Options:** LWIP\_NETIF\_LOOPBACK (NETIF Loopback) Disabled

# Infrastructure - Threading Options:

<del>-</del> •	
TCPIP_THREAD_NAME (TCPIP Thread Name)	"tcpip_thread"
TCPIP_THREAD_STACKSIZE (TCPIP Thread Stack Size)	1024
TCPIP_THREAD_PRIO (TCPIP Thread Priority Level)	3
TCPIP_MBOX_SIZE (TCPIP Mailbox Size)	6
DEFAULT_THREAD_NAME (Default LwIP Thread Name)	"lwIP"
DEFAULT_THREAD_STACKSIZE (Default LwIP Thread Stack Size)	1024
DEFAULT_THREAD_PRIO (Default LwIP Thread Priority Level)	3
DEFAULT_RAW_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN Raw)	0
DEFAULT_TCP_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN TCP)	6
DEFAULT_ACCEPTMBOX_SIZE (Default Mailbox Size for Incoming Connections)	6

# **Thread Safe APIs - Netconn Options:**

LWIP\_NETCONN (NETCONN API) Enabled

# **Thread Safe APIs - Socket Options:**

RECV_BUFSIZE_DEFAULT (SO_RCVBUF Size Value)	20000 *
LWIP_SOCKET_OFFSET (Socket Offset Number)	0
LWIP_COMPAT_SOCKETS (BSD-style Socket Functions Names)	1
LWIP_SOCKET (Socket API)	Enabled

# 7.35.3. PPP:

# **PPP Options:**

PPP\_SUPPORT (PPP Module) Disabled

# 7.35.4. IPv6:

# **IPv6 Options:**

LWIP\_IPV6 (IPv6 Protocol) Disabled

# 7.35.5. HTTPD:

# **HTTPD Options:**

LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)	Enabled *
LWIP_HTTPD_CGI_SSI (HTTP CGI New Style)	Enabled *
LWIP_HTTPD_SSI (HTTP Server Side Includes)	Enabled *
LWIP_HTTPD_SUPPORT_POST (HTTP POST)	Enabled *
LWIP_HTTPD_SUPPORT_EXTSTATUS (Error Pages Display)	Enabled *
LWIP_HTTPD_SUPPORT_11_KEEPALIVE (HTTP 1.1 Persistent Connections)	Enabled *
LWID LITTED CCL INCLUDE TAC (Include CCL Text in LITML Description)	

LWIP\_HTTPD\_SSI\_INCLUDE\_TAG (Include SSI Tag in HTML Page)

LWIP\_HTTPD\_ABORT\_ON\_CLOSE\_MEM\_ERROR (Call TCP Abort on TCP Close with Memory Error)

Disabled \*

Enabled \*

7.35.6. SNMP:

**SNMP Options:** 

LWIP\_SNMP (LwIP SNMP Agent) Disabled

7.35.7. SNTP:

SNTP Options:

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*)

Disabled

7.35.8. MDNS/TFTP:

**MDNS Options:** 

LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*)

Disabled

**TFTP Options:** 

LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*)

Disabled

7.35.9. Perf/Checks:

**Sanity Checks:** 

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks)

Disabled

LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks)

Disabled

**Performance Options:** 

LWIP\_PERF (Performace Testing for LwIP)

Disabled

7.35.10. Statistics:

**Debug - Statistics Options:** 

LWIP\_STATS (Statictics Collection) Enabled \*

7.35.11. Checksum:

**Infrastructure - Checksum Options:** 

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*)

Disabled

Disabled LWIP\_CHECKSUM\_CTRL\_PER\_NETIF (Generate/Check Checksum per Netif) CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Enabled \* Disabled CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Enabled \* CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Enabled \* CHECKSUM\_GEN\_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled Disabled CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets) CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets) Enabled \* CHECKSUM\_CHECK\_ICMP (Generate Software Checksum for Incoming ICMP Packets) Enabled \* CHECKSUM\_CHECK\_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets) Disabled

### 7.35.12. Debug:

### **LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level)

Warning \*

LWIP\_DBG\_TYPES\_ON (Only certain Debug Message Types)

Disabled \*

#### 7.36. USB DEVICE

### Class For FS IP: Communication Device Class (Virtual Port Com)

#### 7.36.1. Parameter Settings:

#### **Basic Parameters:**

USBD\_MAX\_NUM\_INTERFACES (Maximum number of supported interfaces)

USBD\_MAX\_NUM\_CONFIGURATION (Maximum number of supported configuration)

USBD\_MAX\_STR\_DESC\_SIZ (Maximum size for the string descriptors)

512

USBD\_SUPPORT\_USER\_STRING (Enable user string descriptor)

Disabled

USBD\_SELF\_POWERED (Enabled self power)

Enabled

USBD\_DEBUG\_LEVEL (USBD Debug Level) 0: No debug message

USBD\_LPM\_ENABLED (Link Power Management) 1: Link Power Management supported

#### **Class Parameters:**

USB CDC Rx Buffer Size 2048
USB CDC Tx Buffer Size 2048

#### 7.36.2. Device Descriptor:

#### **Device Descriptor:**

VID (Vendor IDentifier) 1155

LANGID\_STRING (Language Identifier) English(United States)

MANUFACTURER\_STRING (Manufacturer Identifier) STMicroelectronics

**Device Descriptor FS:** 

PID (Product IDentifier) 22336

PRODUCT\_STRING (Product Identifier) STM32 Virtual ComPort

CONFIGURATION\_STRING (Configuration Identifier)

INTERFACE\_STRING (Interface Identifier)

CDC Interface

CDC Interface

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO mode GPIO pull/up pull down S		User Label
ADC1	PA3	ADC1_IN3	Analog mode	No pull-up and no pull-down	n/a	
ADC2	PA3	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	
ADC3	PA3	ADC3_IN3	Analog mode	No pull-up and no pull-down	n/a	
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	
	PE9	DAC_EXTI9	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDC [LAN8742A- CZ-TR_MDC]
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_MDIO [LAN8742A- CZ-TR_MDIO]
	PA7	ETH_CRS_DV	_DV Alternate Function Push Pull No pull-up and no pull-dow		Very High *	RMII_CRS_DV [LAN8742A-CZ- TR_CRS_DV]
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD0 [LAN8742A- CZ-TR_RXD0]
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD1 [LAN8742A- CZ-TR_RXD1]
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD1 [LAN8742A- CZ-TR_TXD1]
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High RMII_TX_EN [LAN87 CZ-TR_TXEN]	
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD0 [LAN8742A- CZ-TR_TXD0]
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High	
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up	Very High	
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up	Very High	
I2C4	PF14	I2C4_SCL	Alternate Function Open	Pull-up	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
			Drain		*	
	PF15	I2C4_SDA	Alternate Function Open Drain	Pull-up	Very High	
MDIOS	PA6	MDIOS_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA10	MDIOS_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	MCO [STM32F103CBT6_PA8]
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI2	PC2	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Medium *	
	PC3	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Medium *	
	PD3	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Medium *	
SPI3	PB2	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC10	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB4	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI4	PE2	SPI4_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE4	SPI4_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE5	SPI4_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE6	SPI4_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	тск
TIM2	PA5	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
TIM4	PB8	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART4			Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB15	UART4_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA15	UART4_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
UART5	PB12	UART5_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	UART5_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
UART7	PF6	UART7_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF7	UART7_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF8	UART7_DE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART2	PD4	USART2_DE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART3	PD8	USART3_TX	Alternate Function Open Drain	No pull-up and no pull-down	Very High	STLK_RX [STM32F103CBT6_PA3]
	PD9	USART3_RX	Alternate Function Open Drain	No pull-up and no pull-down	Very High	STLK_TX [STM32F103CBT6_PA2]
USART6	PG8	USART6_DE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG9	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USB_OTG_ FS	PA8	USB_OTG_FS_ SOF	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_SOF [TP1]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	USB_VBUS
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DM
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DP
Single Mapped Signals	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	swo
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PF9	GPIO_Output	Output Push Pull	Pull-up *	High *	probe1
	PB0	GPIO_Output	Output Push Pull	Output Push Pull No pull-up and no pull-down		LD1
	PE10	GPIO_Output	Output Push Pull	Output Push Pull No pull-up and no pull-down		XBEE_DTR
	PE14	GPIO_Output	Output Push Pull	Output Push Pull No pull-up and no pull-down		LP_FILT
	PE15	GPIO_Output	Output Push Pull No pull-up and no pull-down		Low	XBEE_RST
	PB11	GPIO_Output	Output Push Pull	Output Push Pull No pull-up and no pull-down		
	PB14	GPIO_Output	Output Push Pull	Output Push Pull No pull-up and no pull-down		LD3 [Red]
	PD11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_D1
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_D2
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_D3
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_D4
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_D5
	PG2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CS_PGA
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USB_PowerSwitchOn [STMPS2151STR_EN]
	PG7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	USB_OverCurrent [STMPS2151STR_FAULT]
	PD1	GPIO_Output	Output Push Pull	Pull-up *	High *	probe2
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]
	PE0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC1	DMA1_Stream5	Memory To Peripheral	Low
USART6_RX	DMA2_Stream1	Peripheral To Memory	Medium *
ADC1	DMA2_Stream4	Peripheral To Memory	High *
TIM2_UP/CH3	DMA1_Stream1	Peripheral To Memory	Low

### DAC1: DMA1\_Stream5 DMA request Settings:

Mode: Normal
Use fifo: Enable \*

FIFO Threshold: Three Quarters Full \*

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Byte \*

Memory Data Width: Byte \*

Peripheral Burst Size: Single

Memory Burst Size: 4 Increment \*

### USART6\_RX: DMA2\_Stream1 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

### ADC1: DMA2\_Stream4 DMA request Settings:

Word \*

Mode: Circular \*

Use fifo: Enable \*

FIFO Threshold: Full

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word

Memory Data Width:

Peripheral Burst Size: Single

Memory Burst Size: 4 Increment \*

# TIM2\_UP/CH3: DMA1\_Stream1 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Word
Memory Data Width: Word

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	15	0	
System tick timer	true	15	0	
RCC global interrupt	true	6	0	
DMA1 stream1 global interrupt	true	5	0	
DMA1 stream5 global interrupt	true	6	0	
ADC1, ADC2 and ADC3 global interrupts	true	6	0	
TIM2 global interrupt	true	6	0	
TIM3 global interrupt	true	6	0	
USART2 global interrupt	true	6	0	
EXTI line[15:10] interrupts	true	6	0	
TIM8 break interrupt and TIM12 global interrupt	true	0	0	
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	6	0	
DMA2 stream1 global interrupt	true	6	0	
DMA2 stream4 global interrupt	true	5	0	
Ethernet global interrupt	true	6	0	
USB On The Go FS global interrupt	true	6	0	
USART6 global interrupt	true	6	0	
FPU global interrupt	true	6	0	
MDIO slave global interrupt	true	6	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt		unused		
EXTI line[9:5] interrupts		unused		
TIM1 break interrupt and TIM9 global interrupt		unused		
TIM1 update interrupt and TIM10 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt		unused		
TIM1 capture compare interrupt	unused			
TIM4 global interrupt		unused		
I2C1 event interrupt	unused			
I2C1 error interrupt	unused			

Interrupt Table	Enable	Preenmption Priority	SubPriority		
I2C2 event interrupt		unused			
I2C2 error interrupt		unused			
SPI2 global interrupt		unused			
USART3 global interrupt		unused			
SPI3 global interrupt	unused				
UART4 global interrupt	unused				
UART5 global interrupt	unused				
TIM7 global interrupt	unused				
Ethernet wake-up interrupt through EXTI line 19	unused				
HASH and RNG global interrupts	unused				
UART7 global interrupt	unused				
SPI4 global interrupt	unused				
I2C4 event interrupt	unused				
I2C4 error interrupt	unused				

# 8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false
Memory management fault	true	true	false
Pre-fetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	false	false
Debug monitor	true	false	false
Pendable request for system service	true	false	false
System tick timer	true	false	false
RCC global interrupt	true	true	false
DMA1 stream1 global interrupt	true	true	true
DMA1 stream5 global interrupt	true	true	true
ADC1, ADC2 and ADC3 global interrupts	true	true	true
TIM2 global interrupt	true	true	true
TIM3 global interrupt	true	true	true
USART2 global interrupt	true	true	true
EXTI line[15:10] interrupts	true	true	true
TIM8 break interrupt and TIM12 global interrupt	true	true	true
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	true	true
DMA2 stream1 global interrupt	true	true	true
DMA2 stream4 global interrupt	true	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Ethernet global interrupt	true	true	true
USB On The Go FS global interrupt	true	true	true
USART6 global interrupt	true	true	true
FPU global interrupt	true	true	false
MDIO slave global interrupt	true	true	true

<sup>\*</sup> User modified value

# 9. System Views

- 9.1. Category view
- 9.1.1. Current



# 10. Software Pack Report

# 10.1. Software Pack selected

Vendor	Name	Version	Component
STMicroelectronic s	FreeRTOS	0.0.1	Class: CMSIS Group: RTOS SubGroup: FreeRTOS Version: 10.2.0 Class: RTOS Group: Core Version: 10.2.0
STMicroelectronic s	IWIP	2.0.3	Class: Network Group: CORE Version: 2.0.3 Class: Network Group: Interface SubGroup: ETH Version: 2.0.3 Class: Network Group: Interface SubGroup: PPP Version: 2.0.3 Class: Network Group: Interface SubGroup: SLIP Version: 2.0.3 Class: Network Group: Interface SubGroup: SLIP Version: 2.0.3 Class: Network Group: API Version: 2.0.3
STMicroelectronic s	USB_DEVICE	1.0.0	Class : USB Group : USB Device SubGroup : CDC FS

	Varaian : 1 0
	iversion . i.u

# 11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00273119.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00224583.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00257543.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164549.pdf

Application note http://www.st.com/resource/en/application\_note/DM00173083.pdf

Application note http://www.st.com/resource/en/application\_note/DM00210367.pdf

Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application\_note/DM00227538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf http://www.st.com/resource/en/application\_note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00272913.pdf Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application\_note/DM00236305.pdf Application note http://www.st.com/resource/en/application\_note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application note/DM00287603.pdf Application note http://www.st.com/resource/en/application note/DM00337702.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00373474.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf http://www.st.com/resource/en/application\_note/DM00354333.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00600614.pdf