

# Fast Deadlock-free Routing Reconfiguration for Arbitrary Datacenter Networks

July 13, 2016 8:24 PM

## ABSTRACT

RDMA is being deployed in DCNs for the benefit of ultra-low latency, high throughput and low CPU overhead in recent years. Current practice of RDMA deployment introduces the deadlock problem as it requires PFC to provide a lossless L2 network. While deadlock can be avoided by using a routing function that includes no cyclic buffer dependency, in this paper we demonstrate that for both tree based and non-tree based DCNs, reconfiguration-induced deadlock could still occur during the routing reconfiguration process even if the routing functions are deadlock-free.

Deadlock-free routing reconfiguration can be ensured by simply diving the reconfiguration process into multiple static stages. However, it could lead to a very slow routing reconfiguration as many unnecessary constraints on the ordering of update actions are introduced. Motivated by this, in this paper, we develop an approach for achieving fast deadlock-free routing reconfiguration which introduces much less constraints on the ordering and can significantly speed up the routing reconfiguration process.

## 1. INTRODUCTION

The growing demand for online services and cloud computing has driven today's datacenter networks (DCNs) to a large scale with hundreds of thousands of servers and thousands of switches. With this enormous number of network devices, network failure and device upgrade become the norm rather than the exception.

Network reconfiguration will be needed when there is failure or upgrade of links/nodes, new switch onboarding, load balancer reconfiguration, etc. To support this, the network's routing function, which includes all the paths packets can take in the network, are often needed to be reconfigured for the purpose of either maintaining the connectivity of the network or better serving the current network traffic.

On the other hand, as DCNs enter the 40/100Gbps era, RDMA is currently being deployed for achieving ultra-low latency, high throughput and low CPU overhead. To enable efficient operation, RDMA usually runs over a lossless L2 network. The using of a lossless L2 network introduces the deadlock problem into the DCNs, which refers to a stand-still situation where a set of switch buffers form a permanent

cyclic waiting dependency and no packet can get drained at any of these buffers. Once deadlock occurs, no packet can be delivered through a part of or even the whole DCN.

Under static circumstances (i.e., when both of the network topology and the routing function are fixed), deadlock can be avoided by using a routing function that contains no cycle in the corresponding buffer dependency graph.

Under dynamic circumstances, however, deadlock may occur during reconfiguration process when transitioning from an old deadlock-free routing function  $R_s$  to a new deadlock-free routing function  $R_t$ . This is because during the routing reconfiguration process, due to the asynchronous updates of switch rules, any paths included in  $R_s \cup R_t$  may take effect at the same time. When  $R_s \cup R_t$  contains a cycle in the corresponding buffer dependency graph, deadlock may occur if the routing reconfiguration process is not well planed. We refer to this kind of deadlock as *reconfiguration-induced deadlock*.

Reconfiguration-induced deadlock can be avoided by imposing some constraints on the ordering of configuration actions during the reconfiguration process. For example, deadlock-free can be guaranteed by removing all the paths included in  $R_s$  first before adding any new path included in  $R_t$ . Alternatively, we can remove some paths in  $R_s$  to reduce the routing function into  $R_s \cap R_t$  at first, and then add the new paths included in  $R_t$  to finish the reconfiguration process.

The speed of routing reconfiguration is important as it determines the response time to a network failure. Although both of the above approaches can ensure deadlock-free, they will lead to a slow routing reconfiguration process as multiple static intermediate stages are needed.

In this paper, we develop an approach for achieving fast deadlock-free routing reconfiguration. It is based on two observations: 1) there exist multiple valid orderings that is deadlock-free; and 2) choosing an ordering with minimum order dependencies among configuration actions can lead to fast reconfiguration. Our approach is general and can be applied to arbitrary DCNs, including Fat-tree, VL2, HyperX, Jellyfish, etc.

## 2. BACKGROUND AND MOTIVATION

### 2.1 PFC Deadlock Problem






Figure 2: Reconfiguration-induced deadlock case.




Figure 3: Three deadlock-free reconfiguration schemes.

$R_t$  are deadlock-free routing functions. Initially,  $R_s$  are used as the routing function of  $N$ . Due to the failure of link S2-S3, switch S3 becomes unreachable. To maintain the connectivity of  $N$ , we can perform a routing reconfiguration to transition from  $R_s$  to  $R_t$ .

During the reconfiguration process, if path p2 in  $T3$  and path p3 in  $T4$  are added to the routing function before path p1 in  $T1$  is removed, a cyclic buffer dependency will be generated, as shown in Fig. 2(f). This may cause a PFC deadlock as we explained in Sec. 2.1.

In Fig. 3, we present three possible deadlock-free reconfiguration schemes. The first scheme is to remove all the paths in  $T1$  and  $T2$  before adding any new paths in  $T3$  and  $T4$ . This scheme will lead to a slow reconfiguration process as all the operations of adding new paths are delayed by the operations of removing old paths.

The second scheme only requires path p1 is removed be-

fore paths p2 and p3 are added. All the other paths not mentioned can be updated freely without any order constraint. Hence the speed of routing reconfiguration can be improved. The third scheme is an optimized reconfiguration scheme in terms of imposing minimum order constraints on the update actions. The intuition here is that as long as paths p1, p2 and p3 do not take effect at the same, deadlock-free can be well guaranteed.

While for this example it may seem easy to find a deadlock-free reconfiguration scheme that requires minimum order constraints, in general it is difficult as there are combinatorial such schemes to be checked.

### 2.3 Measurement of Rule Update Time

In this part, we demonstrate that adding order constraints to the update of switch rules will significantly prolong the reconfiguration process.

## 3. SOLUTION

In this part, we present our preliminary solution for achieving fast deadlock-free routing reconfiguration.

### 3.1 Problem Formulation

In Table 1, we list the key notations used in our problem formulation.  $G(V, E)$  is the DCN.  $C$  is a cycle in  $G(V, E)$ .  $P_s$  is the set of old routing paths, while  $P_t$  is the set of new routing paths.  $R_s$  and  $R_t$  are the set of rules corresponding to the paths in  $P_s$  and  $P_t$ , respectively.  $R_p$  is the set of rules for path p.

$G(V, E)$	The DCN, where $V$ is the set of all nodes and $E$ is the set of all links.
$C$	$C \subseteq G(V, E)$ is a cycle in $G(V, E)$ .
$P_s$	The set of paths in the old configuration.
$P_t$	The set of paths in the new configuration.
$R_s$	The set of rules corresponding to $P_s$ .
$R_t$	The set of rules corresponding to $P_t$ .
$R_p$	The set of rules corresponding to path $p$ .
$G_c(V_c, E_c)$	A configuration dependency graph, where $V_c$ is a set of configuration operations, and $E_c$ is a set of order constraints.
$P_c$	The set of configuration paths in $G_c$
$t_o$	The time to finish an operation $o \in V_c$ .
$t(P, G_c)$	The time to configure all paths in $P$ obeying the constraints in $G_c$ .
$ts(G_c)$	A topological sorting of $G_c$ , which is a list of configuration operations.
$TS(G_c)$	The set of all possible $ts(G_c)$ .
$P^{(i)}(ts)$	The set of active paths after finishing first $i$ -th operations in $ts(G_c)$ .
$d_{l1,l2}^P$	The buffer dependency from link $l1$ to link $l2$ introduced by the paths in $P$ .
$P_{l1,l2}^d$	The set of all paths in $P$ related to $d_{l1,l2}^P$ .


**Table 1: The key notations used in the problem formulation.**

$G_c(V_c, E_c)$  is a configuration dependency graph, where  $V_c$  is a set of configuration operations, and  $E_c$  is a set of order constraints. Fig. 4 shows an example of configuration dependency graph. In the graph, each node represents a configuration operation. For example, node  $o1$  represents the operation to remove path  $p1$ , while node  $o3$  represents the operation to add path  $p3$ . Each directed edge in the graph represents an order constraint on the operations. For example,  $o1$  must be finished before we start the operation  $o4$ .

$P_c$  is the set of configuration paths in  $G_c$ . In Fig. 4, there are three legal configuration paths: 1)  $o1$ - $o3$ ; 2)  $o1$ - $o4$ ; 3)  $o2$ - $o3$ . We use  $t_o$  to denote the time to finish an operation  $o$  in  $V_c$ . The time to finish an configuration path is the sum of the time to finish any single operation on the path.  $t(P, G_c)$  is the time to configure all routing paths in  $P$  with respect to the order constraints of  $G_c$ . The value of  $t(P, G_c)$  is determined by the bottleneck configuration path in  $G_c$  which requires longest time to finish.

We use  $ts(G_c)$  to denote a topological sorting of  $G_c$ .  $ts(G_c)$  represents a possible order of configuration operations in terms of the finish time.  $TS(G_c)$  is the set of all possible topological sortings in  $G_c$ . In Fig. 4, there are five possible topological sortings: ( $o1, o2, o3, o4$ ), ( $o1, o2, o4, o3$ ), ( $o1, o4, o2, o3$ ), ( $o2, o1, o4, o3$ ) and ( $o2, o1, o3, o4$ ).  $P^{(i)}(ts)$  is the set of active routing paths after first  $i$ -th operations in  $ts(G_c)$  is finished.

We use  $d_{l1,l2}^P$  to denote the buffer dependency from link



**Figure 4: An example of configuration dependency graph.**

$l1$  to link  $l2$  introduced by the paths in  $P$ . Note that each link in a DCN is exactly corresponding to an ingress queue. Hence for simplicity we use a pair of links to denote the buffer dependency among a pair of ingress queues. We have

$$d_{l1,l2}^P = \begin{cases} 1, & \text{links } l1 \text{ and } l2 \text{ are adjacent, and } \exists p \in P \\ & \text{that goes over } l1 \text{ and } l2 \text{ in sequence.} \\ 0, & \text{otherwise.} \end{cases} \quad (1)$$

We use  $P_{l1,l2}^d$  to denote the set of all paths in  $P$  related to the buffer dependency  $d_{l1,l2}^P$ .

Given  $G(V, E)$ ,  $P_s$ ,  $P_t$  and  $G_c(V_c, E_c)$ , we say  $G_c(V_c, E_c)$  is a deadlock-free configuration dependency graph for the reconfiguration from  $P_s$  to  $P_t$  when the following condition is met: for any legal topological sorting  $ts(G_c)$ , at any reconfiguration state  $P^{(i)}(ts)$ , there is no cyclic buffer dependency for any cycle  $C$  in  $G(V, E)$ . Formally, this condition can be described as

$$\forall ts \in TS(G_c), \forall P^{(i)}(ts), \forall C \subset G(V, E), \prod_{\forall l_x, l_y \in V(C)} d_{l_x, l_y}^{P^{(i)}(ts)} = 0 \quad (2)$$

For an input  $(G(V, E), P_s, P_t)$ , The goal of our solution is to find a deadlock-free configuration dependency graph  $G_c(V_c, E_c)$  with minimal reconfiguration time  $t(P, G_c)$ .

## 4. EVALUATION

**to be added.** In this part, we evaluate the performance of our solution via simulations.

**Topology:** 4-level Fat-tree, HyperX, Jellyfish, etc.

**Model of switch rule update:** parallel update, sequential update, etc. We also need to model the delay of control messages in our simulator.

## 5. RELATED WORKS

**to be added.**

## 6. REFERENCES