## Device Usage Page (usage\_statistics\_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx. To see the actual file transmitted to Xilinx, please click  $\underline{\text{here}}$ .

software_version_and_target_device				
beta	FALSE	build_version	2729669	
date_generated	Thu Apr 7 16:11:56 2022	os_platform	WIN64	
product_version	Vivado v2019.2.1 (64-bit)	project_id	85ded234d4c6496c9324c0ce92ea2a3b	
project_iteration	4	random_id	b2e5dc7b1137534897af11b66bd0cca3	
registration_id	b2e5dc7b1137534897af11b66bd0cca3	route_design	TRUE	
target_device	xc7a35t	target_family	artix7	
target_package	cpg236	target_speed	-1	
tool_flow	Vivado			

user_environment				
cpu_name	Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz	cpu_speed	3000 MHz	
os_name	Windows Server 2016 or Windows 10	os_release	major release (build 9200)	
system_ram	8.000 GB	total_processors	1	

			vivado	_usage			
					gui_ha	andlers	
abstractsearchablepanel_show_sea	arch=3	addsrewizard	l_specify_h	dl_netlist_block_design=1	a	ddsrcwizard_specify_or_create_constraint_f	
basedialog_apply=18		basedialog_c	ancel=18		b	asedialog_no=1	
closeplanner yes=3		cmdmsgdialo	og_message	s=1	c	mdmsgdialog_ok=19	
codeview_toggle_column_selection	on_mode=1	confirmsavet	confirmsavetexteditsdialog_cancel=2		c	onstraintschooserpanel_create_file=1	
createsrcfiledialog_file_name=18		createsrcfiled	dialog_file_1	type=5	e	xpruntreepanel_exp_run_tree_table=1	
floatingtopdialog_select_top_mod	ule_of_your_design	=1 floatingtopdi	alog_specif	y_new_top_module=1	f.	lownavigatortreepanel_flow_navigator_tree=	
fpgachooser_package=1		fpgachooser	speed=1		g	rettingstartedview_create_new_project=2	
hardwareview_expand_next_level	=1	hcodeeditor_	close=1		h	codeeditor_search_text_combo_box=2	
hpopuptitle_close=4		logmonitor_1	monitor=1		n	nainmenumgr_file=2	
mainmenumgr_reports=2		mainmenum	gr_run=2		n	nainmenumgr_simulation_waveform=1	
mainmenumgr view=8		mainmenum	gr window=	=2	n	naintoolbarmgr run=5	
messagewithoptiondialog dont sh	now this dialog ag	nin=1 msgtreepane	1 message	view tree=8	n	nsgview clear messages resulting from us	
msgview status messages=2		msgview wa		_	_	etlistschematicview show cells in this sch	
netlistschematicview show nets i	in this schematic=1	netlisttreevie			_	ewprojectwizard do not specify sources a	
pacommandnames_add_sources=1				connect target=3	_	acommandnames auto update hier=14	
pacommandnames log window=1				sage window=1		acommandnames open hardware manager	
pacommandnames run bitgen=2	•			implementation=1	-	acommandnames run synthesis=1	
pacommandnames simulation liv	e_break=1	1		lation live run=67		pacommandnames simulation live run all=	
pacommandnames simulation rur		1		lation run post synthesis function		pacommandnames simulation settings=33	
paviews project summary=104	cenavioral 210					programdebugtab open target=3	
programfpgadialog program=5						projectnamechooser choose project location	
projectsettingssimulationpanel tab	shed nane=2	1 5	projecttab close design=1			projecttab reload=6	
rdicommands delete=2	bbed_pane=2		1 2 = = 2		_	dicommands save file=2	
rdiviews waveform viewer=49					$\overline{}$	aveprojectutils save=46	
					_		
schematicview_regenerate=2	. 1		1 6 - 1		_	ettingsdialog_project_tree=5	
simulationliverunforcomp_specify			* * = = * =		_	rcchooserpanel_add_hdl_and_netlist_files_to	
srcchoosertable_src_chooser_table	=1				_	talerundialog_open_design=1	
taskbanner_close=40	- 10	tclconsolevie	tclconsoleview_clear_all_output_in_tcl_console=3		Įt(	clconsoleview_tcl_console_code_editor=640	
waveformnametree_waveform_na	me_tree=18						
				ınd_handlers			
addsources=22	autoconn	ecttarget=3	clo	oseproject=3		editcopy=1	
editdelete=3	launchpro	gramfpga=5	ne	wproject=1		openhardwaremanager=4	
openproject=3	openrece	nttarget=1	rep	portmethodology=1		runbitgen=6	
runimplementation=14	runschem	atic=6	rui	nsynthesis=14		savedesign=5	
savefileproxyhandler=3	settopnoc	le=4	sh	showview=9		simulationbreak=1	
simulationrelaunch=1	simulatio	nrun=243	sir	simulationrunall=5		simulationrunfortime=63	
timingconstraintswizard=1 toolssettings=3		ngs=33	33 viewtaskimplementation=3			viewtaskrtlanalysis=2	
viewtasksynthesis=3							
			other	data			
guimode=8							
			projec	t_data			
constraintsetcount=1				currentimplrun=impl 1	currer	ntsynthesisrun=synth 1	
default library=xil defaultlib	designmode=RTL			export simulation activehdl=0	_	t simulation ies=0	
export_simulation_modelsim=0	export simulation	questa=0		export simulation riviera=0		t simulation vcs=0	
export_simulation_modelsim o export_simulation_questa				1 =			

export_simulation_xsim=0	implstrategy=Vivado Implementation Defaults	launch_simulation_activehdl=0	launch_simulation_ies=0
launch_simulation_modelsim=0	launch_simulation_questa=0	launch_simulation_riviera=0	launch_simulation_vcs=0
launch_simulation_xsim=244	simulator_language=Mixed	srcsetcount=21	synthesisstrategy=Vivado Synthesis Defaults
target language=Verilog	target simulator=XSim	totalimplruns=1	totalsynthesisruns=1

unisim_transformation					
	post_unisim_transformation				
bufg=1	fdre=3	gnd=1	ibuf=1		
lut1=1	lut2=5	lut3=8	obuf=11		
vcc=1					
	pre_unisim_transformation				
bufg=1	fdre=3	gnd=1	ibuf=1		
lut1=1	lut2=5	lut3=8	obuf=11		
vec=1					

phys_opt_design_post_place					
	command	_line_options			
-aggressive_hold_fix=default:: [not_specified]	-bram_register_opt=default:: [not_specified]		-critical_cell_opt=default:: [not_specified]		
-critical_pin_opt=default::[not_specified]  -directive=default::[not_specified]		-dsp_register_opt=default::[not_specified]	-effort_level=default::[not_specified]		
-fanout_opt=default::[not_specified]	-hold_fix=default::[not_specified]		-multi_clock_opt=default:: [not_specified]		
-placement_opt=default::[not_specified]		-retime=default::[not_specified]	-rewire=default::[not_specified]		
-shift_register_opt=default::		-verbose=default::[not_specified]	-vhfn=default::[not_specified]		

report_drc					
	command_line_options				
-append=default::[not_specified]	-checks=default::[not_specified]	-fail_on=default::[not_specified]	-force=default::[not_specified]		
-format=default::[not_specified]	-internal=default::[not_specified]	-internal_only=default::[not_specified]	-messages=default::[not_specified]		
-name=default::[not_specified]	-no_waivers=default::[not_specified]	-return_string=default::[not_specified]	-ruledecks=default::[not_specified]		
-upgrade_cw=default::[not_specified] -waived=default::[not_specified]					
results					
cfgbvs-1=1 plck-12=1					

		report_utilization		
		clocking		
bufgctrl_available=32	bufgctrl_fixed=0	bufgctrl_used=1   bufgctrl_util_percentage=3.13		
bufhce_available=72	bufhce_fixed=0	bufhce_used=0	bufhce_util_percentage=0.00	
bufio_available=20	bufio_fixed=0	bufio_used=0	bufio_util_percentage=0.00	
bufmrce_available=10	bufmrce_fixed=0	bufmrce_used=0	bufmrce_util_percentage=0.00	
bufr_available=20	bufr_fixed=0	bufr_used=0	bufr_util_percentage=0.00	
mmcme2_adv_available=5	mmcme2_adv_fixed=0	mmcme2_adv_used=0	mmcme2_adv_util_percentage=0.00	
plle2_adv_available=5	plle2_adv_fixed=0	plle2_adv_used=0	plle2_adv_util_percentage=0.00	
		dsp		
dsps_available=90	dsps_fixed=0	dsps_used=0	dsps_util_percentage=0.00	
		io_standard		
blvds_25=0	diff_hstl_i=0	diff_hstl_i_18=0	diff_hstl_ii=0	
diff_hstl_ii_18=0	diff_hsul_12=0	diff_mobile_ddr=0	diff_sstl135=0	
diff_sstl135_r=0	diff_sstl15=0	diff_sstl15_r=0	diff_sstl18_i=0	
diff_sstl18_ii=0	hstl_i=0	hstl_i_18=0	hstl_ii=0	
hstl_ii_18=0	hsul_12=0	lvcmos12=0	lvcmos15=0	
lvcmos18=0	lvcmos25=0	lvcmos33=1	lvds_25=0	
lvttl=0	mini_lvds_25=0	mobile_ddr=0	pci33_3=0	
ppds_25=0	rsds_25=0	sstl135=0	sst1135_r=0	
sstl15=0	sst115_r=0	sstl18_i=0	sstl18_ii=0	
tmds_33=0				
		memory		
block_ram_tile_available=50	block_ram_tile_fixed=0	block_ram_tile_used=0	block_ram_tile_util_percentage=0.00	
ramb18_available=100	ramb18_fixed=0	ramb18_used=0	ramb18_util_percentage=0.00	
ramb36_fifo_available=50	ramb36_fifo_fixed=0	d=0 ramb36_fifo_used=0 ramb36_fifo_util_percentag		
		primitives		
bufg_functional_category=Clock	bufg_used=1	fdre_functional_category=F	lop & Latch	
ibuf_functional_category=IO	ibuf_used=1	lut1_functional_category=L	UT	
lut2 functional category=LUT lut2 used		lut3 functional category=L	UT	

xadc\_available=1

obuf_functional_category=IO	obuf_used=11				
		slice_	logic		
f7_muxes_available=16300	f7 muxes fixed=0		f7_muxes_used=0		f7_muxes_util_percenta
f8_muxes_available=8150	f8_muxes_fixed=0		f8_muxes_used=0		f8_muxes_util_percenta
lut_as_logic_available=20800	lut_as_logic_fixed=0		lut_as_logic_used=8		lut_as_logic_util_percer
lut_as_memory_available=9600	lut_as_memory_fixed=0		lut_as_memory_used=0		lut_as_memory_util_pe
register_as_flip_flop_available=41600	register_as_flip_flop_fixed=0		register_as_flip_flop_used=3		register_as_flip_flop_ut
register_as_latch_available=41600	register_as_latch_fixed=0		register_as_latch_used=0		register_as_latch_util_p
slice_luts_available=20800	slice_luts_fixed=0		slice_luts_used=8		slice_luts_util_percenta
slice_registers_available=41600	slice_registers_fixed=0		slice_registers_used=3		slice_registers_util_perc
lut_as_distributed_ram_fixed=0	lut_as_distributed_ram_used=0		lut_as_logic_available=20800		lut_as_logic_fixed=0
lut_as_logic_used=8	lut_as_logic_util_percentage=0.04		lut_as_memory_available=960	00	lut_as_memory_fixed=(
lut_as_memory_used=0	lut_as_memory_util_percentage=0.00		lut_as_shift_register_fixed=0		lut_as_shift_register_us
register_driven_from_outside_the_slice_fixed=	pregister_driven_from_outside_the_slice	e_used=0	0 register_driven_from_within_the_slice_fixed=0 register_driven_from_w		
slice_available=8150	slice_fixed=0		slice_registers_available=41600		slice_registers_fixed=0
slice_registers_used=3	slice_registers_util_percentage=<0.01		slice_used=6		slice_util_percentage=0
slicel_fixed=0	slicel_used=1		slicem_fixed=0		slicem_used=5
unique_control_sets_available=8150	unique_control_sets_fixed=8150		unique_control_sets_used=1		unique_control_sets_uti
using_o5_and_o6_fixed=0.01	using_o5_and_o6_used=6		using_o5_output_only_fixed=6		using_o5_output_only_
using_o6_output_only_fixed=0	using_o6_output_only_used=2				
		specific_	feature		
bscane2_available=4	bscane2_fixed=0	bscane2_	used=0	bscane2_util_per	centage=0.00
capturee2_available=1	capturee2_fixed=0	capturee:	2_used=0	capturee2_util_p	ercentage=0.00
dna_port_available=1	dna_port_fixed=0 dna_por		_used=0	dna_port_util_pe	rcentage=0.00
efuse_usr_available=1	efuse_usr_fixed=0 efuse_us		r_used=0	efuse_usr_util_p	ercentage=0.00
frame_ecce2_available=1	frame_ecce2_fixed=0 frame_e		cce2_used=0	frame_ecce2_uti	l_percentage=0.00
icape2_available=2	icape2_fixed=0 icape2_u		e2_used=0 icape2_util_pe		entage=0.00
pcie_2_1_available=1			_used=0	pcie_2_1_util_pc	ercentage=0.00
startupe2_available=1	startupe2_fixed=0 startupe2		_used=0	startupe2_util_pe	ercentage=0.00

	synthes	is				
	command_line_options					
-assert=default::[not_specified]	-bufg=default::12	-cascade_dsp=default::auto	-constrset=default::[not_specified]			
-control_set_opt_threshold=default::auto	-directive=default::default	-fanout_limit=default::10000	-flatten_hierarchy=default::rebuilt			
-fsm_extraction=default::auto	-gated_clock_conversion=default::off	-generic=default::[not_specified]	-include_dirs=default::[not_specified]			
-keep_equivalent_registers=default:: [not_specified]	-max_bram=default::-1	- max_bram_cascade_height=default::-1	-max_dsp=default::-1			
-max_uram=default::-1	- max_uram_cascade_height=default::-1	-mode=default::default	-name=default::[not_specified]			
-no_lc=default::[not_specified]	-no_srlextract=default::[not_specified]	-no_timing_driven=default:: [not_specified]	-part=xc7a35tcpg236-1			
-resource_sharing=default::auto	-retiming=default::[not_specified]	-rtl=default::[not_specified]	-rtl_skip_constraints=default:: [not_specified]			
-rtl_skip_ip=default::[not_specified]	-seu_protect=default::none	-sfcu=default::[not_specified]	-shreg_min_size=default::3			
-top=main	-verilog_define=default:: [not_specified]					
usage						
elapsed=00:00:25s hls_ip=0	memory_gain=687.836MB	memory_peak=	1018.125MB			

xadc\_used=0

	xsim			
command_line_options				
-sim_mode=default::behavioral	-sim_type=default::			

xadc\_fixed=0

xadc\_util\_percentage=0.00