# Design of an 8-bit Processor

Basu, Bodhiswattwa Both, Jesse Miller, Ben Zhou, Andrew


April 7, 2022

# Contents

1	$\operatorname{\mathbf{Sch}}$	ematics	3
<b>2</b>	Cor	nponents	4
	2.1	Program Counter	4
	2.2	Instruction Memory	4
	2.3	Control Unit	4
	2.4	Register Bank	5
	2.5	Sign Extend	5
	2.6	ALU	5
	2.7	Data Memory	6
	2.8	Multiplexors	6
3	Sim	ulation Results	7
	3.1	Program Counter	7
	3.2	Instruction Memory	7
	3.3	Control Unit	8
	3.4	Register Bank	8
	3.5	Sign Extend	8
	3.6	ALU	9
	3.7	Data Memory	9
	3.8	Multiplexors	10
	3.9	Main	10
4	Wo	rk Distribution	11
5	Ref	erences	12

# 1 Schematics

# 1.1 Datapath and Control path



## 2 Components

#### 2.1 Program Counter

Perhaps the simplest component in the entire datapath, the program counter is used to store the address of the current instruction.

At the datapath's initialization, the program counter begins at 0. The address of the first instruction is 1. After each instruction is completed, the program counter is incremented by 1.

```
sw $s0, 0($s1)
lw $s1, 0($s1)
add $s1, $s1, $s1
addi $s0, $s0, 2
j L1
L1: sub $s1, $s1, $s0
```

If this instruction sequence consisted of the entire sequence executed by the datapath, then the sw would have an address of 1, 1w would have an address of 2, etc.

## 2.2 Instruction Memory

The instruction memory has two primary purposes. First, it is where all instructions are stored. Second, it is used to decode instructions and transmit this information to the other pieces of the datapath.

An instruction can be composed of up to four different parts out of a pool of five: the opcode, a source register rs, a destination register rd, an three bit immediate value, or a five bit address.

Instruction memory isn't capable of and has no intention of distinguishing what type of instruction (R/I/J) something is. This logic is handled by other components. The instruction memory is only used to receive an instruction and break it apart into information the other components can use more easily.

#### 2.3 Control Unit

The control unit is arguably the most important component in the entire datapath and is responsible for coordinating the remainder of the datapath on a per-instruction basis.

A normal datapath's control unit consists of eight flags determined by the opcode of an instruction to set the control signals other components use for execution. This 8-bit processor uses six. Each control signal is 1-bit, having a value of either 0 or 1.

- 1. aluSelect Specifies which operation the ALU will be performing. If 0, the ALU will be doing addition. If 1, the ALU will be doing subtraction.
- 2. regSelect Specifies whether or not a register will be written to. If 0, a register will be written to, as in the case of an add or a lw instruction. If 1, a register will not be written to, as in the case of an jump or a sw instruction.

- 3. immSelect Specifies whether this is an R-type or I-type instruction. Primarily used to differentiate between add and addi. If 0, the instruction is not an I-type. If 1, the instruction is an I-type.
- 4. dataSelect Specifies whether or not data memory will be written to. Essentially used to differentiate sw from other I-type instructions. If 0, the instruction will not be writing into data memory. If 1, the instruction will be writing into data memory.
- 5. muxSelect Used as a selector bit for a multiplexor. The multiplexor in question is used to choose between the outputs of the ALU and data memory. The output of this multiplexor is what is placed in the destination register of the instruction. If 0, the instruction is an R-type instruction and accordingly the ALU's output should be used. If 1, the instruction is 1w and the loaded data memory should be used.
- 6. jumpSelect Specifies whether the instruction is a J-type or not. If 0, the instruction is not a J-type. If 1, the instruction is a J-type. This information is used by the program counter to determine whether or not it should be moving the program counter to an address or simply incrementing it by 1 like normal.

#### 2.4 Register Bank

The register bank serves two purposes, with the two at different stages of the datapath.

The first instance is where the register bank gets read. This is done by all R-type and I-type instructions. The register bank takes the addresses of the registers that need to be read and stores their values in a format readable by other components.

The second purpose is at the end of the datapath, where the register bank is written into. This is done by all R-type instructions in addition to 1w and sw.

The register bank itself runs on a clock. Depending on where on the clock cycle the program is the register bank performs different actions. On both the positive and negative edge, the register bank reads registers and outputs their values. On exclusively the positive edge, the register bank checks if data needs to be written and writes the data if requested. This is done to ensure data isn't written twice.

#### 2.5 Sign Extend

The sign extension unit serves a simple purpose. The processor itself is an 8-bit processor, but due to this restriction the program can only process 3-bit wide immediate values. The sign extension unit extends these values to 8-bits.

#### 2.6 ALU

The Arithmetic Logic Unit, or ALU, accepts the values of registers and a selector bit. Depending on the selector bit, either addition or subtraction is performed.

### 2.7 Data Memory

Data memory is similar to instruction memory in that it is a component wherein information is stored. Data memory can be read from and written to, by 1w or sw respectively. A selector bit is used to differentiate between the two instructions.


The logic for the two instructions itself is quite simple. If information is being loaded, the program accesses data memory, finds what it needs, and returns it. If information is being stored, the memory location is found and written to.

## 2.8 Multiplexors


A small device used to select between a combination of inputs. This datapath uses a single mux: a 16 to 8 mux which itself instantiates several 2 to 1 muxes.

## 3 Simulation Results


### 3.1 Program Counter



#### 3.2 Instruction Memory



#### 3.3 Control Unit



### 3.4 Register Bank




### 3.5 Sign Extend

Time	out	:	in			
0000	00000000	0				
0028	11111111	1				
003c	00000000	0				
0050	11111111	1				
Name	Value	0.000 ns 1	0.000 ns 20.000 ns	30.000 ns 40.000 ns	60.000 ns 70.000 ns	80.000 ns 90.000 ns
¼ in > № out(7:01	1	$\rightarrow$	00		 	

#### 3.6 ALU

Name	Value	Value			20.000 ns	40.000 ns	60.000 ns	80.000 ns	100.000 ns		
> W rdd_tb[7:0	•				01	03	01	03	01		
√ Fisd_tb[/:t	•		ж	=			<del></del>				
> <b>W</b> out_tb[7:0	02		00		02	01	02	01	02		
Time	rs_d	ata	ro	i_0	iata	se.	lect	out			
0000	xxxxxxx	xxxx	xxxx	х	00000	000					
0014	00000001	0000	0001	0	00000	010					
0028	00000010	0000	0011	1	00000	001					
003c	00000001	0000	0001	0	00000	010					
0050	00000010	0000	0011	1	00000	001					
0064	00000001	0000	0001	0	00000	010					


### 3.7 Data Memory



## 3.8 Multiplexors

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 m	اا	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns	100.000 ns	110.000 ns
> • 10_tb[7:0] > • 11_tb[7:0]	01		xóx xóx		03	6)		12	<b>!</b>	04	<b>!</b>	04	ú ∤	03
¼ s_tb	0								1					
> W m_tb[7:0]	01		XX		01			12	X		04		<b>K</b>	01
Time	Т	0 1	Γ1 .	3	m									
	_		-	_										
						_								
0000	XXXXX	xxx	xxx	XXX	XX	х	xx	XXXX	XX					
0014	00000	001	000	000.	11	0	00	0000	01					
0028	00000	001	000	000.	10	T	00	0000	)10					
000		100												
003C	00000	100	000	000	υL	U	00	0001	.00					
0050	00000	001	000	001	00	-	0.0	0001	00					
0050	00000	OOI	000	001	UU	1	00	0001	.00					
0064	00000	001	000	000	11	6	0.0	0000	001					
0064	00000	001	000	000.	11	U	00	0000	101					

## 3.9 Main



## 4 Work Distribution

- Bodhiswattwa was responsible for testing the datapath on hardware and designing detailed test suites for the majority of the components. She also helped assist with the development of every component in the system.
- Jesse was responsible for designing design.v, sign\_ext.v, data\_memory.v. Jesse also assisted Bodhiswattwa in designing the test suites.
- Ben was responsible for writing the project report, writing the muxes.v file, and assisting with the development of the remaining components.
- Andrew was responsible for designing ALU.v, control\_unit.v, instruction\_memory.v, and prog\_counter.

## 5 References

- $1.\ \mathtt{https://www.cise.ufl.edu/^mssz/CompOrg/CDA-proc.html}$
- 2. https://gustavus.edu/mcs/max/CODfigs/f04-18.pdf
- $3. \ \, \texttt{https://cse.buffalo.edu/~rsridhar/cse490-590/hw/project1\_spring2022.} \\ \ \, \texttt{pdf}$
- $4. \ https://cse.buffalo.edu/~rsridhar/cse490-590/hw/CSE490_590_Project1\_Pointers\_final.pdf$