

# RISC-V Reference Card

Foundations of Computational Systems (FSC) - L.EIC004 Licenciatura em Engenharia Informatica e Computação Department of Informatics Engineering (DEI) November 2023

## **RISC-V Instruction Set**

#### **Core Instruction Formats**

31 ————————————————————————————————————	24 20	19 15	14 12	11 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:0]		rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12][10:5]	rs2	rs1	funct3	imm[4:1][11]	opcode	B-type
imm	rd	opcode	U-type			
imm[20][10]	rd	opcode	J-type			

## **RV32I** Base Integer Instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description
add	ADD	R	0110011	000	0000000	rd = rs1 + rs2
$\operatorname{sub}$	SUB	$^{\rm l}$	0110011	000	0100000	rd = rs1 - rs2
xor	XOR	$^{\rm l}$	0110011	100	0000000	$rd = rs1 \hat{r}s2$
or	OR	R	0110011	110	0000000	rd = rs1 - rs2
and	AND	R	0110011	111	0000000	rd = rs1 & rs2
sll	Shift Left Logical	R	0110011	001	0000000	rd = rs1 << rs2
$\operatorname{srl}$	Shift Right Logical	R	0110011	101	0000000	rd = rs1 >> rs2
sra	Shift Right Arith.	R	0110011	101	0100000	rd = rs1 >> rs2
$_{ m slt}$	Set Less Than	R	0110011	010	0000000	rd = (rs1 < rs2)?1:0
sltu	Set Less Than (U)	$\mathbf{R}$	0110011	011	0000000	rd = (rs1 < rs2)?1:0
addi	ADD Immediate	I I I I	0010011	000		rd = rs1 + imm
xori	XOR Immediate	Ī	0010011	100		$rd = rs1 \hat{m}$
ori ,.	OR Immediate	ļ	0010011	110		rd = rs1 - imm
andi	AND Immediate		0010011	111	0000000	rd = rs1 & imm
slli	Shift Left Logical Imm	Ī	0010011	001	0000000	rd = rs1 < cimm[0:4]
srli	Shift Right Logical Imm	Ĩ	0010011	101	0000000	rd = rs1 > simm[0:4]
srai	Shift Right Arith. Imm	I	0010011	101	0100000	rd = rs1 >> imm[0:4]
$_{ m slti}$	Set Less Than Imm	I	0010011	010		rd = (rs1 < imm)?1:0
$_{ m sltiu}$	Set Less Than (U) Imm	I	0010011	011		rd = (rs1 < imm)?1:0
lb	Load Byte	I	0000011	000		rd = M[rs1+imm][0:7]
lh	Load Half	I	0000011	001		rd = M[rs1+imm][0:15]
lw	Load Word	I	0000011	010		rd = M[rs1+imm][0:31]
lbu	Load Byte (U)	I	0000011	100		rd = M[rs1+imm][0:7]
lhu	Load Half (Ù)	I	0000011	101		rd = M[rs1+imm][0:15]
$^{ m sb}$	Store Byte	S	0100011	000		M[rs1+imm][0:7] = rs2[0:7]
$^{ m sh}$	Store Half	S S	0100011	001		M[rs1+imm][0:15] = rs2[0:15]
sw	Store Word		0100011	010		M[rs1+imm][0:31] = rs2[0:31]
beq	Branch ==	В	1100011	000		if(rs1 == rs2) PC += imm
bne	Branch ≠	В	1100011	001		if(rs1 != rs2) PC += imm
$_{ m blt}$	Branch <	В	1100011	100		if(rs1 < rs2) PC += imm
bge	$Branch \ge$	В	1100011	101		if(rs1 >= rs2) PC += imm
$_{ m bltu}$	$  \operatorname{Branch} = (U)$	В	1100011	110		if(rs1 < rs2) PC += imm
bgeu	Branch > (U)	В	1100011	111		if(rs1 >= rs2) PC += imm
jal	Jump And Link	J	1101111			rd = PC+4; $PC += imm$
jalr	Jump And Link Reg	I	1100111	000		rd = PC+4; $PC = rs1 + imm$
lui	Load Upper Imm	l U	0110111	-		rd = imm < < 12
auipc	Add Upper Imm to PC	Ü	0010111	-		rd = PC + (imm << 12)

## RV32M Multiply Extension

Inst	Name	$\mathbf{FMT}$	Opcode	funct3	funct7	Description
mul	MUL	R	0110011	000	0000001	rd = (rs1 * rs2)[31:0]
$\operatorname{mulh}$	MUL High	R	0110011	001	0000001	rd = (rs1 * rs2)[63:32]
$\operatorname{mulsu}$	MUL High (S) (U)	R	0110011	010	0000001	rd = (rs1 * rs2)[63:32]
$\operatorname{mulu}$	MUL High (Ú)	R	0110011	011	0000001	rd = (rs1 * rs2)[63:32]
$\operatorname{div}$	DIV	R	0110011	100	0000001	rd = rs1 / rs2
divu	DIV (U)	R	0110011	101	0000001	rd = rs1 / rs2
$\operatorname{rem}$	Remainder	R	0110011	110	0000001	rd = rs1 % rs2
remu	Remainder (U)	R	0110011	111	0000001	rd = rs1 % rs2







Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol l{b—h—w—d} rd, symbol s{b—h—w—d} rd, symbol, rt	addi rd, rd, symbol[11:0] $l\{b-h-w-d\}$ rd, symbol[11:0](rd) $s\{b-h-w-d\}$ rd, symbol[11:0](rt)	Load address Load global Store global
nop li rd, immediate mv rd, rs not rd, rs neg rd, rs neg rd, rs negw rd, rs sext.w rd, rs seqz rd, rs snez rd, rs snez rd, rs sptz rd, rs	addi x0, x0, 0 Myriad sequences addi rd, rs, 0 xori rd, rs, -1 sub rd, x0, rs subw rd, x0, rs addiw rd, rs, 0 sltiu rd, rs, 1 sltu rd, x0, rs slt rd, xs, x0 slt rd, x0, rs	No operation Load immediate Copy register One's complement Two's complement Two's complement word Sign extend word Set if = zero Set if ≠ zero Set if < zero Set if > zero
fmv.s rd, rs fabs.s rd, rs fneg.s rd, rs fmv.d rd, rs fabs.d rd, rs fneg.d rd, rs	fsgnj.s rd, rs, rs fsgnjx.s rd, rs, rs fsgnjn.s rd, rs, rs fsgnj.d rd, rs, rs fsgnjx.d rd, rs, rs fsgnjn.d rd, rs, rs	Copy single-precision register Single-precision absolute value Single-precision negate Copy double-precision register Double-precision absolute value Double-precision negate
beqz rs, offset bnez rs, offset blez rs, offset bgez rs, offset bltz rs, offset bgtz rs, offset	beq rs, x0, offset bne rs, x0, offset bge x0, rs, offset bge rs, x0, offset blt rs, x0, offset blt x0, rs, offset	Branch if = zero Branch if != zero Branch if < zero Branch if $\geq$ zero Branch if $\leq$ zero Branch if $\leq$ zero Branch if $\geq$ zero
bgt rs, rt, offset ble rs, rt, offset bgtu rs, rt, offset bleu rs, rt, offset	blt rt, rs, offset bge rt, rs, offset bltu rt, rs, offset bgeu rt, rs, offset	$\begin{array}{l} \text{Branch if} > \\ \text{Branch if} \leq \\ \text{Branch if} >, \text{ unsigned} \\ \text{Branch if} \leq, \text{ unsigned} \end{array}$
j offset jal offset jr rs jalr rs ret	jal x0, offset jal x1, offset jalr x0, rs, 0 jalr x1, rs, 0 jalr x0, x1, 0	Jump Jump and link Jump register Jump and link register Return from subroutine
call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]	Call far-away subroutine
tail offset	auipc x6, offset[31:12] jalr x0, x6, offset[11:0]	Tail call far-away subroutine

## Register Calling Convention

Register	ABI Name	Description	Saver
x0	zero	Zero constant	
x1	ra	Return address	Callee
x2	$_{\mathrm{sp}}$	Stack pointer	Callee
x3	m gp	Global pointer	—
x4	$^{\mathrm{tp}}$	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved/frame pointer	Callee
x9	s1	Saved register	$\operatorname{Callee}$
x10-x11	a0-a1	Function arguments/return	$\operatorname{Caller}$
x12-x17	a2-a7	Function args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

#### **ALU Control**

ALU Control Lines	Function
0000	AND
0001	OR
0010	$\operatorname{add}$
0110	$\operatorname{subtract}$

$_{ m opcode}$	ALUOp	Operation	funct7	funct3	ALU Action	ALU Control Input
lw	00	load word	xxxxxxx	XXX	add	0010
sw	00	store word	XXXXXXX	XXX	$\operatorname{add}$	0010
$_{ m beq}$	01	branch if equal	XXXXXXX	XXX	$\operatorname{subtract}$	0110
R-Type	10	add	0000000	000	$\operatorname{add}$	0010
R-Type	10	$\operatorname{sub}$	0100000	000	$\operatorname{subtract}$	0110
R-Type	10	and	0000000	-	AND	0000
R-Type	10	or	0000000	110	OR	0001