



Design & Verification of Restart-robust Industrial Control Software

Dimitri Bohlender | Stefan Kowalewski

iFM 2018, Maynooth, 6 September 2018





Outline

Introduction

- Model Checking Industrial Control Software
- Motivation

Modelling the Restart Semantics

- Verification of Restart-robustness
- Synthesis of Safe Retain Configurations

Counterexample-Guided Parameter Synthesis



Outline

Introduction

- Model Checking Industrial Control Software
- Motivation

Modelling the Restart Semantics

- Verification of Restart-robustness
- Synthesis of Safe Retain Configurations

Counterexample-Guided Parameter Synthesis





Outline

Introduction

- Model Checking Industrial Control Software
- Motivation

Modelling the Restart Semantics


- Verification of Restart-robustness
- Synthesis of Safe Retain Configurations

Counterexample-Guided Parameter Synthesis






- Industrial controllers operate in program execution cycles
- Realise reactive systems






- Industrial controllers operate in program execution cycles
- Realise reactive systems






- Industrial controllers operate in program execution cycles
- Realise reactive systems






- Industrial controllers operate in program execution cycles
- Realise reactive systems






- Industrial controllers operate in program execution cycles
- Realise reactive systems






- Program as Control Flow Automaton
- Intermediate states are not observable
- Automation engineers and specs always refer to the observable state
- Most specifications can be formalised via invariants or temporal logics
- Off-the-shelf verifier backend checks formalised program w.r.t. the specification







- Program as Control Flow Automaton
- Intermediate states are not observable
- Automation engineers and specs always refer to the observable state
- Most specifications can be formalised via invariants or temporal logics
- Off-the-shelf verifier backend checks formalised program w.r.t. the specification







- Program as Control Flow Automaton
- Intermediate states are not observable
- Automation engineers and specs always refer to the observable state
- Most specifications can be formalised via invariants or temporal logics
- Off-the-shelf verifier backend checks formalised program w.r.t. the specification





- Program as Control Flow Automaton
- Intermediate states are not observable
- Automation engineers and specs always refer to the observable state
- Most specifications can be formalised via invariants or temporal logics





- Program as Control Flow Automaton
- Intermediate states are not observable
- Automation engineers and specs always refer to the observable state
- Most specifications can be formalised via invariants or temporal logics
- Off-the-shelf verifier backend checks formalised program w.r.t. the specification





Symbolic Model Verifier (SMV)

- Uses symbolic transition system
- Transition relation

$$T \subseteq \underbrace{Loc \times \vec{V}}_{\text{pre}} \times \underbrace{Loc \times \vec{V}}_{\text{post}}$$

Constrained Horn Clauses (CHC)

Uses formulas of the form

$$\forall \vec{V} \underbrace{p_1(\vec{V}) \wedge \ldots \wedge p_k(\vec{V}) \wedge \varphi}_{\text{body}} \rightarrow h(\vec{V})$$

Predicates p_i typically characterise values at locations

Example: Invariant $a \geq 0$ at cycle enc

▶ Check invariant $pc = 5 \rightarrow a \ge 0$

(SMV)

▶ Check satisfiability with $p_5(\vec{V}) \rightarrow a \geq 0$ added







Symbolic Model Verifier (SMV)

- Uses symbolic transition system
- Transition relation

$$T \subseteq \underbrace{Loc \times \vec{V}}_{\text{pre}} \times \underbrace{Loc \times \vec{V}}_{\text{post}}$$

Constrained Horn Clauses (CHC)

Uses formulas of the form

$$\forall \vec{V} \underbrace{p_1(\vec{V}) \wedge \ldots \wedge p_k(\vec{V}) \wedge \varphi}_{\text{body}} \rightarrow h(\vec{V})$$

 \triangleright Predicates p_i typically characterise values at locations







Symbolic Model Verifier (SMV)

- Uses symbolic transition system
- Transition relation

$$T \subseteq \underbrace{Loc \times \vec{V}}_{\text{pre}} \times \underbrace{Loc \times \vec{V}}_{\text{post}}$$

Constrained Horn Clauses (CHC)

Uses formulas of the form

$$\forall \vec{V} \underbrace{p_1(\vec{V}) \wedge \ldots \wedge p_k(\vec{V}) \wedge \varphi}_{\text{body}} \rightarrow h(\vec{V})$$

Predicates p_i typically characterise values at locations

Example: Invariant a > 0 at cycle end

▶ Check invariant $pc = 5 \rightarrow a \ge 0$

(SMV)



Symbolic Model Verifier (SMV)

- Uses symbolic transition system
- Transition relation

$$T \subseteq \underbrace{Loc \times \vec{V}}_{\text{pre}} \times \underbrace{Loc \times \vec{V}}_{\text{post}}$$

Constrained Horn Clauses (CHC)

Uses formulas of the form

$$\forall \vec{V} \underbrace{p_1(\vec{V}) \wedge \ldots \wedge p_k(\vec{V}) \wedge \varphi}_{\text{body}} \rightarrow h(\vec{V})$$

 Predicates p_i typically characterise values at locations

Example: Invariant $a \ge 0$ at cycle end

▶ Check invariant $pc = 5 \rightarrow a \ge 0$

(SMV)

▶ Check satisfiability with $p_5(\vec{V}) \rightarrow a \geq 0$ added

(CHC)



Applications are often safety critical





- Applications are often safety critical
- Power outage or manual restart should not affect correctness





- Applications are often safety critical
- Power outage or manual restart should not affect correctness
- → Controllers feature battery-backed memory to retain variables

Example

- Assignments to such variables have unspecified semantics
- Prominent semantics
 - Immediate writing to the battery-backed memory
 - Delayed writing at the current execution cycle's end





- Applications are often safety critical
- Power outage or manual restart should not affect correctness
- ⇒ Controllers feature battery-backed memory to retain variables

Example

- Assignments to such variables have unspecified semantics
- Prominent semantics
 - Immediate writing to the battery-backed memory
 Delayed writing at the current execution cycle's en





- Applications are often safety critical
- Power outage or manual restart should not affect correctness
- ⇒ Controllers feature battery-backed memory to retain variables

Example

- Assignments to such variables have unspecified semantics
- Prominent semantics:
 - Immediate writing to the battery-backed memory
 - Delayed writing at the current execution cycle's end





- Applications are often safety critical
- Power outage or manual restart should not affect correctness
- ⇒ Controllers feature battery-backed memory to retain variables

Example

- Assignments to such variables have unspecified semantics
- Prominent semantics:
 - Immediate writing to the battery-backed memory
 - Delayed writing at the current execution cycle's end





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes?
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes?
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes?
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes?
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes?
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes?
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes? X
- Fixable for delayed writes?
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts

- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes? X
- Fixable for delayed writes?
- Fixable for immediate writes?








Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes? X
- Fixable for delayed writes? Retain b
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes? X
- Fixable for delayed writes? Retain b
- Fixable for immediate writes?





Program is restart-robust w.r.t. a spec, if it complies with the spec in the context of restarts


- ▶ Initialised with $[fs \mapsto true, a \mapsto 0, b \mapsto 0]$
- The flag fs is retained
- Nominal behaviour compliant?
- Robust with delayed writes? a:=1234/0
- Robust with immediate writes? X
- Fixable for delayed writes? Retain b
- Fixable for immediate writes? X





Delayed Write Semantics


- Approach by instrumenting the CFA with restart-behaviour
- Observation: In case of restart, operations since last cycle are irrelevant
- Model as nondeterministic choice: restart in next cycle?





Delayed Write Semantics


- Approach by instrumenting the CFA with restart-behaviour
- Observation: In case of restart, operations since last cycle are irrelevant
- Model as nondeterministic choice: restart in next cycle?





Delayed Write Semantics


- Approach by instrumenting the CFA with restart-behaviour
- Observation: In case of restart, operations since last cycle are irrelevant
- Model as nondeterministic choice: restart in next cycle?





Immediate Write Semantics

- Observation: In case of restart, operations since last write to a retain variable are irrelevant
- ightarrow Each adds the option to restart








Immediate Write Semantics

- Observation: In case of restart, operations since last write to a retain variable are irrelevant
- → Each adds the option to restart







Parametrisation of Retains

- Instrumentation enables checking restart-robustness w.r.t. a spec via common verifier backends
- Doesn't help with finding safe configuration of retain variables
- \Rightarrow Parametrise the CFA with the configuration of retain variables



Parametrisation of Retains

- Instrumentation enables checking restart-robustness w.r.t. a spec via common verifier backends
- Doesn't help with finding safe configuration of retain variables
- → Parametrise the CFA with the configuration of retain variables





Parametrisation of Retains


- Instrumentation enables checking restart-robustness w.r.t. a spec via common verifier backends
- Doesn't help with finding safe configuration of retain variables
- → Parametrise the CFA with the configuration of retain variables



- Add Boolean parameter ret_v for each non-retain variable v
- Add guarded options to restart
- Derived CHCs check whether all configurations are robust

$$\forall \vec{V} \underbrace{\dots}_{\text{body}} \rightarrow h(\vec{V})$$

$$\exists \vec{V}_{par} \forall \vec{V} \setminus \vec{V}_{par} \cdots \rightarrow h(\vec{V})$$






- Add Boolean parameter ret_v for each non-retain variable v
- Add guarded options to restart
- Derived CHCs check whether all configurations are robust

$$\forall \vec{V} \ \underbrace{\dots}_{\text{body}} \to h(\vec{V})$$

$$\exists \vec{V}_{par} \forall \vec{V} \setminus \vec{V}_{par} \cdots \rightarrow h(\vec{V})$$






- Add Boolean parameter ret_v for each non-retain variable v
- Add guarded options to restart
- Derived CHCs check whether all configurations are robust

$$\forall \vec{V} \ \underbrace{\cdots}_{\text{body}} \rightarrow h(\vec{V})$$

$$\exists \vec{V}_{par} \forall \vec{V} \setminus \vec{V}_{par} \cdots \rightarrow h(\vec{V})$$






- Add Boolean parameter ret_v for each non-retain variable v
- Add guarded options to restart
- Derived CHCs check whether all configurations are robust

$$\forall \vec{V} \underbrace{\dots}_{\text{body}} \rightarrow h(\vec{V})$$

$$\exists \vec{V}_{par} \forall \vec{V} \setminus \vec{V}_{par} \cdots \rightarrow h(\vec{V})$$






- Add Boolean parameter ret_v for each non-retain variable v
- Add guarded options to restart
- Derived CHCs check whether all configurations are robust

$$\forall \vec{V} \underbrace{\dots}_{\text{body}} \rightarrow h(\vec{V})$$

$$\exists \vec{V}_{par} \forall \vec{V} \setminus \vec{V}_{par} \cdots \rightarrow h(\vec{V})$$






SMV-based Parameter Synthesis

- ► No quantifiers for variables
- Integrate parameter choice prepended to entry
- Requires adaptation of spec

Invariant a > 0

Quantification via CTL

$$\mathsf{EX}\,\mathsf{AG}(pc = 5 \to a \ge 0)$$






SMV-based Parameter Synthesis

- ► No quantifiers for variables
- ⇒ Integrate parameter choice prepended to entry
- Requires adaptation of spec

Invariant a>0

Quantification via CTL

$$\mathsf{EX}\,\mathsf{AG}(pc = 5 \to a \ge 0)$$






SMV-based Parameter Synthesis

- ► No quantifiers for variables
- Integrate parameter choice prepended to entry
- Requires adaptation of spec

Invariant $a \ge 0$

Quantification via CTL:

EX AG
$$(pc = 5 \rightarrow a \ge 0)$$





Benchmarks

Experiments on implementation of PLCopen Safety library:

- Elementary modules implementing particular safety concepts
- User examples composed of those

Specifications:

- Only invariants are natively supported by all backends
- Compare runtime for nominal and instrumented semantics

Backends:

- NUXMV for SMV formalism
- Z3 for CHC formalism



Benchmarks

Experiments on implementation of PLCopen Safety library:

- Elementary modules implementing particular safety concepts
- User examples composed of those

Specifications:

- Only invariants are natively supported by all backends
- Compare runtime for nominal and instrumented semantics

Backends

- NUXMV for SMV formalism
- Z3 for CHC formalism





Benchmarks

Experiments on implementation of PLCopen Safety library:

- Elementary modules implementing particular safety concepts
- User examples composed of those

Specifications:


- Only invariants are natively supported by all backends
- Compare runtime for nominal and instrumented semantics

Backends:

- NUXMV for SMV formalism
- Z3 for CHC formalism







Elementary Modules

- No Restarts
- Delayed Write
- Immediate Write

Composite Modules

- No Restarts
- Delayed Write
- Immediate Write

Figure: Time [s] spent checking restart-robustness w.r.t. each spec








Figure: Time [s] spent on synthesis of restart-robust configurations





Observations:

- ► ∃∀-quantified Horn clauses harder than regular CHCs
- Our special case: existential quantification over Booleans

Idea:

- Manage choice of parameters and reuse efficient procedures for reasoning about restart-robustness for fixed parameters
- Over-approximate set of "safe" parameters and refine it while counterexamples exist



Observations:

- ► ∃∀-quantified Horn clauses harder than regular CHCs
- Our special case: existential quantification over Booleans

ldea:

- Manage choice of parameters and reuse efficient procedures for reasoning about restart-robustness for fixed parameters
- Over-approximate set of "safe" parameters and refine it while counterexamples exist



Observations:

- ► ∃∀-quantified Horn clauses harder than regular CHCs
- Our special case: existential quantification over Booleans

Idea:

- Manage choice of parameters and reuse efficient procedures for reasoning about restart-robustness for fixed parameters
- Over-approximate set of "safe" parameters and refine it while counterexamples exist



Observations:


- ► ∃∀-quantified Horn clauses harder than regular CHCs.
- Our special case: existential quantification over Booleans

Idea:

- Manage choice of parameters and reuse efficient procedures for reasoning about restart-robustness for fixed parameters
- Over-approximate set of "safe" parameters and refine it while counterexamples exist



- Make the program restart-robust w.r.t. $a \ge 0$ under delayed writes
- Let fs be required to be retained






- Make the program restart-robust w.r.t. a > 0 under delayed writes
- Let fs be required to be retained

Process:

- 1. Start with $safe(\vec{V}_{par}) = true$

$$c = \neg ret_a \wedge \neg ret_b$$

$$c_g = \neg ret_b$$






- Make the program restart-robust w.r.t. a > 0 under delayed writes
- Let fs be required to be retained

Process:

- 1. Start with $safe(\vec{V}_{par}) = true$
- 2. Backend finds counterexample

$$c = \neg ret_a \wedge \neg ret_b$$

$$c_g = \neg ret_b$$





- Make the program restart-robust w.r.t. a ≥ 0 under delayed writes
- Let fs be required to be retained

Process:


- 1. Start with $safe(\vec{V}_{par}) = true$
- 2. Backend finds counterexample

$$c = \neg ret_a \wedge \neg ret_b$$

3. Find subset of violating params

$$c_g = \neg ret_b$$

- 4. Refine $safe(\vec{V}_{par}) = true \land \neg c_g$
- Backend finds no violations





- Make the program restart-robust w.r.t. a ≥ 0 under delayed writes
- Let fs be required to be retained

Process:


- 1. Start with $safe(\vec{V}_{par}) = true$
- 2. Backend finds counterexample

$$c = \neg \mathit{ret}_a \wedge \neg \mathit{ret}_b$$

3. Find subset of violating params

$$c_g = \neg ret_b$$

- 4. Refine $safe(\vec{V}_{par}) = true \land \neg c_g$
- Backend finds no violations





- Make the program restart-robust w.r.t. a ≥ 0 under delayed writes
- Let fs be required to be retained

Process:


- 1. Start with $safe(\vec{V}_{par}) = true$
- 2. Backend finds counterexample

$$c = \neg \mathit{ret}_a \wedge \neg \mathit{ret}_b$$

3. Find subset of violating params

$$c_g = \neg ret_b$$

- 4. Refine $safe(\vec{V}_{par}) = true \land \neg c_g$
- Backend finds no violations





Improved Results




Figure: Time [s] spent on synthesis of restart-robust configurations



- Retain variables were introduced with better safety in mind but allow for subtle corner cases and unexpected behaviour
- Restart-robustness checking and synthesis of "safe" retain configurations can be accomplished with existing tooling
- However, parameter synthesis only feasible with our counterexample-guided approach



- Retain variables were introduced with better safety in mind but allow for subtle corner cases and unexpected behaviour
- Restart-robustness checking and synthesis of "safe" retain configurations can be accomplished with existing tooling
- However, parameter synthesis only feasible with our counterexample-guided approach



- Retain variables were introduced with better safety in mind but allow for subtle corner cases and unexpected behaviour
- Restart-robustness checking and synthesis of "safe" retain configurations can be accomplished with existing tooling
- However, parameter synthesis only feasible with our counterexample-guided approach



- Retain variables were introduced with better safety in mind but allow for subtle corner cases and unexpected behaviour
- Restart-robustness checking and synthesis of "safe" retain configurations can be accomplished with existing tooling
- However, parameter synthesis only feasible with our counterexample-guided approach



Related Work

- ► [Hau+15] assumes delayed write semantics and adapts static value analysis to distinguish between variables' values before and after a restart
- Crash recoverability of C programs [KY16] is a related problem, using a similar modelling, but differing from restart-robustness in terms of requirements and program transformations
- SMV-based parameter synthesis for models of gene regulatory networks [Bat+10]
- Our counterexample-guided approach is most similar to [Cim+13] but does not require quantifier elimination, is independent of the chosen theory to model values, and works with any CHC-solving algorithm



PLC Software

- Written in textual & graphical languages from IEC 61131-3
- Features no recursion
- ⇒ Formalised as Control Flow Automaton (CFA)

```
PROGRAM RunningExample
      VAR RETAIN
3
         fs:BOOL := TRUE;
      END VAR
5
      VAR
6
        a: INT := 0;
        b: INT := 0:
8
      END_VAR
9
      IF fs THEN
10
        fs := FALSE:
11
        b := 2:
12
      END IF
13
      a := 1234/b:
14
    END_PROGRAM
```





PLC Software

- Written in textual & graphical languages from IEC 61131-3
- Features no recursion
- ⇒ Formalised as Control Flow Automaton (CFA)

```
PROGRAM RunningExample
      VAR RETAIN
3
        fs:BOOL := TRUE;
      END VAR
5
      VAR
6
        a: INT := 0;
        b: INT := 0:
8
      END_VAR
9
      IF fs THEN
10
        fs := FALSE:
11
        b := 2:
12
      END IF
13
      a := 1234/b:
14
    END_PROGRAM
```






PLC Software

- Written in textual & graphical languages from IEC 61131-3
- Features no recursion
- → Formalised as Control Flow Automaton (CFA)

```
PROGRAM RunningExample
      VAR RETAIN
3
        fs:BOOL := TRUE;
      END VAR
5
      VAR
6
        a: INT := 0;
        b: INT := 0:
8
      END_VAR
9
      IF fs THEN
10
        fs := FALSE:
11
        b := 2:
12
      END IF
13
      a := 1234/b:
14
    END_PROGRAM
```







Algorithm 1: SynthRetainConf(P, φ)

```
: Program P = (\vec{X} \uplus \vec{X}_{par}, \vec{X}_{in}, \mathcal{A}, l_{EoC}, l_{EoC}, def) with prametrised retains
   Input
                    Predicate \varphi(\vec{X}) characterising safe states
   Variables: Predicate safe(\vec{X}_{par}) charactering parameters that do not lead to violations
                    Universally quantified Horn clauses \mathcal{H}
1 \mathcal{H} \leftarrow \mathsf{toHorn}(P)
                                                                                         // Represent program as ∀CHCs
(\vec{V}, I, T) \leftarrow \mathsf{toSymTS}(P)
                                                                                    // and as symbolic transition system
safe(\vec{X}_{par}) \leftarrow true
                                                                             // All parameters are assumed to be safe
4 while \negsat (\mathcal{H} \cup \{\varphi(\vec{X}) \leftarrow p_{FoC}(\vec{X} \uplus \vec{X}_{par}), safe(\vec{X}_{par})\}) do
                                                                                                              // ∃ violating run?
          k \leftarrow \text{length of violating run}
          c<sub>par</sub> ← cube of chosen (Boolean) parameter values in violating run
          foreach lit in c_{par} do
                 \bar{c}_{par} \leftarrow c_{par} with negated lit
                                                                                                                        // Flip literal
                 if sat (I(\vec{V}) \wedge \bigwedge_{0 \leq i \leq k} T(\vec{V}_i, \vec{V}_{i+1}) \wedge \bar{c}_{\textit{par}} \wedge \neg \varphi(\vec{X}_k)) then
                                                                                                         // Still violating?
                   c_{\mathsf{par}} \leftarrow c_{\mathsf{par}} \setminus \overline{lit}
                                                                                                                      // Drop literal
          safe(\vec{X}_{par}) \leftarrow safe(\vec{X}_{par}) \wedge \neg c_{par}
                                                                                                 // Block unsafe parameters
   return safe(\vec{X}_{par})
                                                                    // (Potentially empty) region of safe parameters
```



7

8

10

11

References I

- [Bat+10] Grégory Batt et al. "Efficient parameter search for qualitative models of regulatory networks using symbolic model checking". In: *Bioinformatics* 26.18 (2010).
- [Cim+13] Alessandro Cimatti et al. "Parameter synthesis with IC3". In: Formal Methods in Computer-Aided Design, FMCAD 2013, Portland, OR, USA, October 20-23, 2013. 2013, pp. 165–168.



References II

- [Hau+15] Stefan Hauck-Stattelmann et al. "Analyzing the Restart Behavior of Industrial Control Applications". In: FM 2015: Formal Methods - 20th International Symposium, Oslo, Norway, June 24-26, 2015, Proceedings. 2015, pp. 585–588.
- [KY16] Eric Koskinen and Junfeng Yang. "Reducing crash recoverability to reachability". In: *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 22, 2016.* 2016, pp. 97–108.

