同济大学计算机系

计算机组成原理实验报告



学	号	1953484	
姓	名	孙卓阳	
专	业	信息安全	
授课	 老师	郝永涛	

一、实验内容

- 31 条指令单周期 cpu:
- 1. 本实验应用 Verilog 语言实现 31 条 MIPS 指令 cpu 设计
- 2.实验目的:

深入理解 CPU 的原理

在理解的基础上画出 31 条指令 CPU 的通路图

学习使用 Verilog 语言设计实现 31 条指令的 CPU

二、实验原理

(1) 实现 MIPS 的 31 条指令


Mnemonic Symbol		Sample								
Bit #	3126	2521	2016	1511	106	50				
R-type	ор	rs	rt	rd	shamt	func				
add	000000	rs	rt	rd	0	100000	add \$1,\$2,\$3			
addu	000000	rs	rt	rd	0	100001	addu \$1,\$2,\$3			
sub	000000	rs	rt	rd	0	100010	sub \$1,\$2,\$3			
subu	000000	rs	rt	rd	0	100011	subu \$1,\$2,\$3			
and	000000	rs	rt	rd	0	100100	and \$1,\$2,\$3			
or	000000	rs	rt	rd	0	100101	or \$1,\$2,\$3			
xor	000000	rs	rt	rd	0	100110	xor \$1,\$2,\$3			
nor	000000	rs	rt	rd	0	100111	nor \$1,\$2,\$3			
slt	000000	rs	rt	rd	0	101010	slt \$1,\$2,\$3			
sltu	000000	rs	rt	rd	0	101011	sltu \$1,\$2,\$3			
sll	000000	0	rt	rd	shamt	000000	sll \$1,\$2,10			
srl	000000	0	rt	rd	shamt	000010	srl \$1,\$2,10			
sra	000000	0	rt	rd	shamt	000011	sra \$1,\$2,10			
sllv	000000	rs	rt	rd	0	000100	sllv \$1,\$2,\$3			
srlv	000000	rs	rt	rd	0	000110	srlv \$1,\$2,\$3			
srav	000000	rs	rt	rd	0	000111	srav \$1,\$2,\$3			
jr	000000	rs	0	0	0	001000	jr \$31			


Bit#	3126	2521								
I-type	ор	rs								
addi	001000	rs	addi \$1,\$2,100							
addiu	001001	rs	rt	Immediate(- ~ +)	addiu \$1,\$2,100					
andi	001100	rs	rt	Immediate(0 ~ +)	andi \$1,\$2,10					
ori	001101	rs	rt	Immediate(0 ~ +)	andi \$1,\$2,10					
xori	001110	rs	rt	Immediate(0 ~ +)	andi \$1,\$2,10					
lw	100011	rs	rt	Immediate(- ~ +)	lw \$1,10(\$2)					
sw	101011	rs	rt	sw \$1,10(\$2)						
beq	000100	rs	rt	Immediate(- ~ +)	beq \$1,\$2,10					
bne	000101	rs	rt	Immediate(- ~ +)	bne \$1,\$2,10					
slti	001010	rs	rt	slti \$1,\$2,10						
sltiu	001011	rs	rt	sltiu \$1,\$2,10						
lui	001111	00000	Lui \$1, 10							
Bit#	3126			250						
J-type	ор									
j	000010			address	j 10000					
jal	000011			address	jal 10000					


(2) 设计思路


- 阅读 31 条指令的详细描述, 对每条指令的功能与执行过程有详细的认知
- 确定每条指令执行过程中需要的部件
- 统计总共需要的部件,记录进表格,并标明每个部件的数据来源
- 根据各个部件之间的输入输出关系表格,绘制出整体的数据通路
- 根据每一条指令的数据通路图确定控制信号的值


(3) 每条指令的数据通路图
























(4) 输入输出关系表

指令	DC	NDC	TW	RF	1	ALU	S-EXT16	EXT18	EXT-16	EXT5	EXT1	AI	DD			DM	EM	ADD8
1日人	PC	NPC	IM	Wdata	A	В						A	В	A	В	Addr	Data	
add	NPC	PC	PC	ALU	Rs	Rt												
addu	NPC	PC	PC	ALU	Rs	Rt												
sub	NPC	PC	PC	ALU	Rs	Rt												
subu	NPC	PC	PC	ALU	Rs	Rt												
and	NPC	PC	PC	ALU	Rs	Rt												
or	NPC	PC	PC	ALU	Rs	Rt												
xor	NPC	PC	PC	ALU	Rs	Rt												
nor	NPC	PC	PC	ALU	Rs	Rt												
s1t	NPC	PC	PC	EXT1	Rs	Rt					ALU							
s1tu	NPC	PC	PC	EXT1	Rs	Rt					ALU							
s11	NPC	PC	PC	ALU	EXT5	Rt				sa								
sr1	NPC	PC	PC	ALU	EXT5	Rt				sa								
sra	NPC	PC	PC	ALU	ЕХТ5	Rt				sa								
s11 v	NPC	PC	PC	ALU	EXT5	Rt				Rs								
sr1v	NPC	PC	PC	ALU	ЕХТ5	Rt				Rs								
srav	NPC	PC	PC	ALU	EXT5	Rt				Rs								
jr	Rs	PC	PC															
addi	NPC	PC	PC	ALU	Rs	EXT16			Imm16									
addiı	NPC	PC	PC	ALU	Rs	EXT16			Imm16									
andi	NPC	PC	PC	ALU	Rs	EXT16			Imm16									
ori	NPC	PC	PC	ALU	Rs	EXT16			Imm16									
xori	NPC	PC	PC	ALU	Rs	EXT16			Imm16									
1w	NPC	PC	PC	D M	Rs	S-EXT16	0ffset									ALU		
s₩	NPC	PC	PC		Rs	S-EXT16	0ffset									ALU	Rt	
beq	ADD	PC	PC		Rs	Rt		0ffset				EXT18	NPC					
bne	ADD	PC	PC		Rs	Rt		0ffset				EXT18	NPC					
slti	NPC	PC	PC	EXT1	Rs	EXT16			Imm16		ALU							
sltiu	NPC	PC	PC	EXT1	Rs	EXT16			Imm16		ALU							
lui	NPC	PC	PC	ALU		EXT16												
j	П	PC	PC											PC31-28	IMEM25-0			
jal	П	PC	PC	ADD8										PC31-28	IMEM25-0			PC

(5) 整体的数据通路



(6) 控制信号设计

	add	addu	sub	subu	and	or	xor	nor	slt	sltı	sll	srl	sra	sllv	srlv	srav	jr	addi	addiu	andi	ori	xori	lw	SW	beq	bne	slti	sltiu	lui	ز ز	al
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21	IM25-21	1025-21	IM25-21	IM25-21	DE25-21	1825-21	1M25-21	IM25-21	IM25-21				1M25-21	IM25-21	19025-21	1M25-21	1M25-21	TM25-21	B625-21	1905-21	1825-21	M25-2	IM25-21	IM25-21	1825-2	M25-21	1825-21	1825-21	M25-2 TM2	25-21
Rtc4-0	IM20-16	TM230-16	IM20-16	IM20-16	IM20-16	IM20-16	TM230-16	TME80-16	IM20-16	IM20-16	IM20-16	TME80-16	TM20-16	TM20-16	TM20-16	TM20-16								IM20-16	TM230-16	TM20-16	IME80-16	IM20-16	[M20-1]	MESO-T TME	20-16
M1	1	1	1	1	1	1	1	1	1	- 1	1	1	1	1	1	1	0	1	1	1	1	1	- 1	1	1	1	1	1	1	0	0
M2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
м3																	1													0	0
M4											0	0	0	1	1	1															
м5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0				0	0	0		1
M6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		1	1	1	1	1	1	1			1	1	1		
M7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	- 1				0	0	0	\perp	
M8	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0		1	1	1	1	1	1	1	1	1	1	1			
м9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		1	1	1	1	1	1	1	0	0	1	1	1		
A0	0	0	1	1	0	- 1	0	1	1	0	X	1	0	X	1	0		0	0	0	1	0	0	0	1	1	1	0	x		
A1	1	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0		1	0	0	0	1	1	1	1	1	1	1	0		
A2	0	0	0	0	1	1	1	1	0	0	1	1	1	1	1	1		0	0	1	1	1	0	0	0	0	0	0	0	\perp	
A3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		0	0	0	0	0	0	0	0	0	1	1	1		
Rdc4-0	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	Dr15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11	IM15-11		20-16	20-16	20-16	20-16	20-16	20-16	20-16			20-16	20-16	20-16	\perp	
RF_W	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0	0	0	1	1	1	0	1
RF_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	- 1	0	0	0	1	1	1	0	1
CS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
DM_w	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
DM_r	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0

三、测试过程及结果

前仿真:

部分指令,自己的 cpu 输出结果与 mars 的结果对比

D:\>fc mips_31_mars_simulate.txt result.txt 正在比较文件 mips_31_mars_simulate.txt 和 RESULT.TXT FC: 找不到差异

D:\>fc _2_lwsw.txt result.txt 正在比较文件 _2_lwsw.txt 和 RESULT.TXT FC: 找不到差异

D:\>fc _2_1wsw2.txt result.txt 正在比较文件 _2_1wsw2.txt 和 RESULT.TXT FC: 找不到差异

四、各模块实现代码

(1) sccomp_dataflow,本实验的顶层模块,用于连接 CPU, IMEM,

DRAM 三个模块

```
    `timescale 1ns / 1ps

2.
3. module sccomp_dataflow(
       input clk_in,
5.
       input reset,
6.
       output [31:0] inst,
7.
       output [31:0] pc
8.
       );
9.
       wire [10:0] data_addr;
       wire [31:0] inst_addr;
10.
11.
       wire IM_R, DM_cs, DM_w, DM_r;
12.
       wire [31:0] wdata, rdata, r;
13.
       assign inst_addr = pc - 32'h0040_0000;
14.
15.
       assign data_addr = (r - 32'h10010000) /4;
16.
17.
       mips_31_mars_simulate imem (inst_addr[12:2], inst);
18.
       Dram dmem (
19.
            clk_in,
20.
            DM_cs, DM_w, DM_r,
21.
           data_addr, wdata, rdata
22.
            );
23.
       cpu sccpu(
            clk_in, reset, inst, rdata,
24.
25.
            IM_R,
26.
            DM_cs, DM_r, DM_w,
27.
            pc, r, wdata
28.
            );
29.endmodule
```

(2) Iram, ip 核实现,用于指令的读取

```
    // (c) Copyright 1995-2021 Xilinx, Inc. All rights reserved.
    //
    // This file contains confidential and proprietary information
    // of Xilinx, Inc. and is protected under U.S. and
```

```
5. // international copyright and other intellectual property
6. // Laws.
7. //
8. // DISCLAIMER
9. // This disclaimer is not a license and does not grant any
10.// rights to the materials distributed herewith. Except as
11.// otherwise provided in a valid license issued to you by
12.// Xilinx, and to the maximum extent permitted by applicable
13.// Law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
14.// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
15.// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
16.// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
17.// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
18.// (2) Xilinx shall not be liable (whether in contract or tort,
19.// including negligence, or under any other theory of
20.// liability) for any loss or damage of any kind or nature
21.// related to, arising under or in connection with these
22.// materials, including for any direct, or any indirect,
23.// special, incidental, or consequential loss or damage
24.// (including loss of data, profits, goodwill, or any type of
25.// loss or damage suffered as a result of any action brought
26.// by a third party) even if such damage or loss was
27.// reasonably foreseeable or Xilinx had been advised of the
28.// possibility of the same.
29.//
30.// CRITICAL APPLICATIONS
31.// Xilinx products are not designed or intended to be fail-
32.// safe, or for use in any application requiring fail-safe
33.// performance, such as life-support or safety devices or
34.// systems, Class III medical devices, nuclear facilities,
35.// applications related to the deployment of airbags, or any
36.// other applications that could lead to death, personal
37.// injury, or severe property or environmental damage
38.// (individually and collectively, "Critical
39.// Applications"). Customer assumes the sole risk and
40.// liability of any use of Xilinx products in Critical
41.// Applications, subject only to applicable laws and
42.// regulations governing limitations on product liability.
43.//
44.// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
45.// PART OF THIS FILE AT ALL TIMES.
46.//
47.// DO NOT MODIFY THIS FILE.
```

48.

```
49.
50.// IP VLNV: xilinx.com:ip:dist_mem_gen:8.0
51.// IP Revision: 10
52.
53. timescale 1ns/1ps
54.
55.(* DowngradeIPIdentifiedWarnings = "yes" *)
56.module mips_31_mars_simulate (
57. a,
58. spo
59.);
60.
61.input wire [10 : 0] a;
62. output wire [31 : 0] spo;
63.
64.
     dist mem gen v8 0 10 #(
       .C_FAMILY("artix7"),
65.
66.
       .C_ADDR_WIDTH(11),
       .C_DEFAULT_DATA("0"),
67.
68.
       .C_DEPTH(2048),
69.
       .C HAS CLK(∅),
70.
       .C_{HAS_D(0)}
71.
       .C_{HAS_DPO(0)}
72.
       .C_HAS_DPRA(∅),
73.
       .C_HAS_I_CE(0),
74.
       .C HAS QDPO(0),
75.
       .C_HAS_QDPO_CE(∅),
76.
       .C_HAS_QDPO_CLK(0),
77.
       .C_HAS_QDPO_RST(∅),
78.
       .C HAS QDPO SRST(∅),
79.
       .C_HAS_QSPO(∅),
80.
       .C_HAS_QSPO_CE(∅),
81.
       .C_HAS_QSPO_RST(0),
82.
       .C_HAS_QSPO_SRST(0),
83.
       .C_{HAS_SPO(1)}
84.
       .C_{HAS_{WE}(0)}
85.
       .C MEM INIT FILE("mips 31 mars simulate.mif"),
86.
       .C_ELABORATION_DIR("./"),
87.
       .C_MEM_TYPE(∅),
88.
       .C_PIPELINE_STAGES(∅),
89.
       .C_QCE_JOINED(∅),
90.
       .C QUALIFY WE(∅),
91.
       .C_READ_MIF(1),
       .C_REG_A_D_INPUTS(0),
92.
```

```
.C_REG_DPRA_INPUT(0),
93.
94.
       .C_SYNC_ENABLE(1),
95.
       .C_WIDTH(32),
96.
       .C_PARSER_TYPE(1)
97.
     ) inst (
98.
       .a(a),
99.
       .d(32'B0),
100.
        .dpra(11'B0),
101.
        .clk(1'D0),
102.
        .we(1'D0),
103.
       .i_ce(1'D1),
104.
        .qspo_ce(1'D1),
105.
        .qdpo_ce(1'D1),
106.
        .qdpo clk(1'D0),
107.
        .qspo_rst(1'D0),
108.
        .qdpo rst(1'D0),
109.
        .qspo_srst(1'D0),
110.
        .qdpo_srst(1'D0),
111.
        .spo(spo),
112.
        .dpo(),
113.
        .qspo(),
114.
        .qdpo()
115. );
116.endmodule
```

(3) Dram,数据存储器,用于向内存中读写数据

```
    `timescale 1ns / 1ps

2.
3. module Dram(
4.
        input clk,
5.
        input DM_cs,
6.
        input DM_w,
7.
        input DM r,
8.
        input [10:0] addr,
9.
        input [31:0] data_in,
10.
        output [31:0] data_out
11.
        );
12.
13.
        reg [31:0] mem [0:31];
14.
15.
        assign data_out = (DM_r && DM_cs) ? mem[addr] : 32'hz;
16.
17.
        always@(posedge clk) begin
```

(4) CPU, 链接所有指令执行需要的实例化部件

```
    `timescale 1ns / 1ps

2. module cpu(
3.
       input
                      clk,
4.
                       reset,
        input
5.
        input [31:0] inst,
6.
        input
               [31:0] rdata,
7.
       output
                      IM_r,
8.
        output
                       DM_cs,
9.
        output
                      DM r,
10.
        output
                       DM w,
11.
       output [31:0] pc,
12.
        output [31:0] addr,
13.
        output [31:0] wdata
14.
        );
15.
        //npc
16.
       wire [31:0] npc;
17.
       //pc
18.
        wire [31:0] pc_data;
19.
       wire pc_clk;
20.
        //regfiles
21.
       wire [31:0] rd;
22.
        wire [4:0] rdc;
23.
       wire [4:0] rtc, rsc;
24.
        wire RF w;
25.
       wire RF_clk;
26.
        wire [31:0] rs, rt;
27.
       //alu
28.
       wire [31:0] op1, op2;
29.
       wire [3:0] aluc;
30.
        wire [31:0] r;
31.
        //mux
32.
        wire m1, m2, m3, m4, m5, m6, m7, m8, m9;
33.
        wire [31:0] data1, data2, data3, data5, data7, data8, data9;
34.
        wire [4:0] data4, data6;
35.
        //sign
```

```
36.
       wire zf, of, cf, nf;
37.
       //states
38.
       wire [31:0] choose;
39.
       wire [31:0] ext5 data;
       wire ext16 sign;
40.
41.
       wire [31:0] ext16_data;
42.
       wire [31:0] ext18_data;
43.
       wire [31:0] add_data;
44.
       wire [31:0] add8 data;
45.
       wire [31:0] ii_data;
46.
47.
       assign npc = pc + 4;
48.
       assign pc = pc_data;
49.
       pcreg cpu_pc (
50.
           pc_clk,
51.
           reset,
52.
           data1,
53.
           pc_data
54.
           );
55.
       //regfile
56.
       assign rd = data5, rdc = data6;
       assign rsc = inst[25:21], rtc = inst[20:16];
57.
58.
       regfile cpu ref (
59.
           RF_clk, reset, RF_w,
60.
           rsc, rtc, rdc, rd,
61.
           rs, rt
62.
           );
       //alu
63.
64.
       assign addr = r;
65.
       assign wdata = rt;
66.
       assign op1 = data8, op2 = data9;
67.
       alu cpu_alu (
           op1, op2, aluc,
68.
69.
           r,
70.
           zf, cf, nf, of
71.
           );
72.
       //mux
73.
       mux mux1(data3, data2, m1, data1);
       mux mux2(npc, add_data, m2, data2);
74.
75.
       mux mux3(ii_data, rs, m3, data3);
76.
       mux5 mux4 (inst[10:6], rs[4:0], {choose[30], m4}, data4);
77.
       mux mux5(data7, add8_data, m5, data5);//////////
78.
       mux5 mux6 (inst[15:11], inst[20:16], {choose[30], m6}, data6)
```

```
79.
       mux mux7(r, rdata, m7, data7);
80.
       mux mux8(ext5_data, rs, m8, data8);
       mux mux9(rt, ext16_data, m9, data9);
81.
82.
       //states
83.
       instr decoder choice (inst, choose);
84.
       operation cpu_states (
           clk, zf, choose, pc_clk, IM_r,
85.
           m1, m2, m3, m4, m5, m6, m7, m8, m9,
86.
87.
           aluc,
88.
           RF_w, RF_clk,
89.
           DM_cs, DM_w, DM_r,
90.
           ext16_sign
91.
           );
       //ext5
92.
93.
       extend5 cpu_ext5_4 (data4, ext5_data);
94.
       //ext16
95.
       extend16 cpu_ext16 (inst[15:0], ext16_sign, ext16_data);
96.
       //ext18
97.
       extend18 cpu_ext18 (inst[15:0], ext18_data);
98.
       //add
99.
       add cpu add (ext18 data, npc, add data);
100.
        //add8
101.
        add8 cpu_add8 (pc_data, add8_data);
102.
        //ii
103.
        II cpu ii (pc data[31:28], inst[25:0], ii data);
104.
105. endmodule
```

(5) instr_decoder, 指令译码器, 将不同指令译码

```
    `timescale 1ns / 1ps

2.
3. module instr decoder(
4.
       input [31:0] inst,
5.
       output reg [31:0] choose
6.
       );
7.
       always @(*)
8.
       begin
9.
       if(inst[31:26] == 6'b0)begin
10.
           if(inst[5:0] == 6'b100000)
                                            choose = 32'b0000_0000_000
   0_0000_0000_0000_0000_0001;//add
           else if(inst[5:0] == 6'b100001)choose = 32'b0000_0000_000
11.
   0_0000_0000_0000_0000_0010;//addu
```

```
12.
          else if(inst[5:0] == 6'b100010)choose = 32'b0000_0000_000
   0 0000 0000 0000 0000 0100;//sub
13.
           else if(inst[5:0] == 6'b100011)choose = 32'b0000_0000_000
  0 0000 0000 0000 0000 1000;//subu
           else if(inst[5:0] == 6'b100100)choose = 32'b0000 0000 000
14.
   0_0000_0000_0000_0001_0000;//and
           else if(inst[5:0] == 6'b100101)choose = 32'b0000 0000 000
   0_0000_0000_0000_0010_0000;//or
           else if(inst[5:0] == 6'b100110)choose = 32'b0000 0000 000
   0 0000 0000 0000 0100 0000;//xor
           else if(inst[5:0] == 6'b100111)choose = 32'b0000 0000 000
17.
   0 0000 0000 0000 1000 0000;//nor
18.
           else if(inst[5:0] == 6'b101010)choose = 32'b0000_0000_000
   0 0000 0000 0001 0000 0000;//slt
           else if(inst[5:0] == 6'b101011)choose = 32'b0000 0000 000
19.
   0 0000 0000 0010 0000 0000;//sltu
          else if(inst[5:0] == 6'b000000)choose = 32'b0000_0000_000
20.
   0 0000 0000 0100 0000 0000;//sll
          else if(inst[5:0] == 6'b000010)choose = 32'b0000 0000 000
21.
   0 0000 0000 1000 0000 0000;//srl
           else if(inst[5:0] == 6'b000011)choose = 32'b0000 0000 000
22.
   0_0000_0001_0000_0000_0000;//sra
           else if(inst[5:0] == 6'b000100)choose = 32'b0000 0000 000
23.
   0_0000_0010_0000_0000_0000;//sllv
           else if(inst[5:0] == 6'b000110)choose = 32'b0000 0000 000
24.
   0 0000 0100 0000 0000 0000;//srlv
           else if(inst[5:0] == 6'b000111)choose = 32'b0000_0000_000
   0 0000 1000 0000 0000 0000;//srav
26.
           else if(inst[5:0] == 6'b001000)choose = 32'b0000 0000 000
   0 0001 0000 0000 0000 0000;//jr
27. end
       else if(inst[31:26] == 6'b001000)choose = 32'b0000_0000_0000
   0010 0000 0000 0000 0000;//addi
      else if(inst[31:26] == 6'b001001)choose = 32'b0000 0000 0000
   0100 0000 0000 0000 0000;//addiu
       else if(inst[31:26] == 6'b001100)choose = 32'b0000 0000 0000
   1000 0000 0000 0000 0000;//andi
      else if(inst[31:26] == 6'b001101)choose = 32'b0000_0000_0001_
31.
   0000_0000_0000_0000_0000;//ori
      else if(inst[31:26] == 6'b001110)choose = 32'b0000 0000 0010
   0000 0000 0000 0000 0000;//xori
33.
       else if(inst[31:26] == 6'b100011)choose = 32'b0000 0000 0100
   0000_0000_0000_0000_0000;//Lw
```

```
34.
       else if(inst[31:26] == 6'b101011)choose = 32'b0000_0000_1000_
   0000 0000 0000 0000 0000;//sw
35.
       else if(inst[31:26] == 6'b000100)choose = 32'b0000_0001_0000_
   0000 0000 0000 0000 0000;//beg
       else if(inst[31:26] == 6'b000101)choose = 32'b0000 0010 0000
36.
   0000_0000_0000_0000_0000;//bne
       else if(inst[31:26] == 6'b001010)choose = 32'b0000 0100 0000
37.
   0000_0000_0000_0000_0000;//slti
       else if(inst[31:26] == 6'b001011)choose = 32'b0000 1000 0000
38.
   0000 0000 0000 0000 0000;//sltiu
      else if(inst[31:26] == 6'b001111)choose = 32'b0001 0000 0000
   0000_0000_0000_0000_0000;//Lui
40.
       else if(inst[31:26] == 6'b000010)choose = 32'b0010_0000_0000_
   0000 0000 0000 0000 0000;//j
       else if(inst[31:26] == 6'b000011)choose = 32'b0100_0000_0000_
41.
   0000 0000 0000 0000 0000;//jal
42.
       else choose = 32'bz;
43.
      end
44.
45.endmodule
```

(7) operation, 负责控制信号的生成

按控制信号设计表进行逻辑运算,得到当前的控制信号

```
    `timescale 1ns / 1ns

2. module operation(
3.
       input clk,
4.
       input zf,
5.
       input [31:0] i,
6.
       output PC_CLK,
7.
       output IM R,
8.
       output M1,
9.
       output M2,
10.
       output M3,
11.
       output M4,
12.
       output M5,
13.
       output M6,
14.
       output M7,
15.
       output M8,
16.
       output M9,
17.
       output [3:0] aluc,
18.
       output RF_W,
19.
       output RF CLK,
```

```
20.
       output DM_cs,
21.
       output DM_w,
22.
       output DM_r,
23.
       output ext16 sign
24.
       );
25.
26.
       assign PC_CLK = clk;
27.
       assign IM_R = 1;
28.
       //j || jr || jal
29.
       assign M1 = \sim(i[16] || i[29] || i[30]);
30.
       //beq || bne
31.
       assign M2 = (i[24] \& zf) | | (i[25] \& ~zf);
32.
       //jr
33.
       assign M3 = i[16];
34.
       //sllv || srlv || srav
       assign M4 = i[13] || i[14] || i[15];
35.
36.
       //jal
37.
       assign M5 = i[30];
       //addi || addiu || andi || ori || xori || lw || sw || slti ||
38.
    sliu || lui
       assign M6 = i[17] || i[18] || i[19] || i[20] || i[21] || i[22
39.
] || i[23] || i[26] || i[27] || i[28];
40.
       //1w
       assign M7 = i[22];
41.
       // !(sll || srl || sra || sllv || srav)
42.
       assign M8 = \sim(i[10] || i[11] || i[12] || i[13] || i[14] || i[
43.
  15]);
       //
44.
       assign M9 = i[17] || i[18] || i[19] || i[20] || i[21] || i[22
] || i[23] || i[26] || i[27] || i[28];
46.
     //sub || subu || or || nor || slt || srl || srlv || ori || be
 q || bne || slti
       assign aluc[0] = i[2] || i[3] || i[5] || i[7] | i[8] || i[11]
    || i[14] || i[20] || i[24] || i[25] || i[26];
       //add || sub || xor || nor || slt || sltu || sll || sllv || a
   ddi || xori || lw || sw || beq || bne || slti || sltiu
       assign aluc[1] = i[0] || i[2] || i[6] || i[7] || i[8] || i[9]
50.
    || i[10] || i[13] || i[17] || i[21] || i[22] || i[23] || i[24] |
   | i[25] || i[26] || i[27];
51. //and || or || xor || nor || sll || srl || sra || sllv || srl
v || srav || andi || ori || xori
```

```
52.
       assign aluc[2] = i[4] || i[5] || i[6] || i[7] || i[10] || i[1
   1] || i[12] || i[13] || i[14] || i[15] || i[19] || i[20] || i[21]
53.
       //slt || sltu || sll || srl || sra || sllv || srav || slti ||
    sltiu || lui
54.
       assign aluc[3] = i[8] || i[9] || i[10] || i[11] || i[12] || i
   [13] || i[14] || i[15] || i[26] || i[27] || i[28];
55.
      //~(jr || sw || beq || bne || j
       assign RF_W = \sim(i[16] || i[23] || i[24] || i[25] || i[29]);
56.
57.
       assign RF_CLK = clk;
       //sw
58.
59.
       assign DM_cs = i[22] || i[23];
60.
       //1w
61.
       assign DM w = i[23];
       //sw
62.
63.
       assign DM_r = i[22];
64.
       assign ext16_sign = (i[17] || i[18] || i[22] || i[23] || i[26
65.
  ]);
66.endmodule
```

(8) pcreg, pc 寄存器

```
    module pcreg(

2.
        input clk,
3.
        input rst,
4.
        input [31:0] data_in,
5.
        output reg [31:0] data out
6.
7.
        parameter pc_base = 32'h00400000;
8.
        always @(negedge clk or posedge rst) begin
9.
            if (rst)
10.
                 data_out <= pc_base;</pre>
11.
            else
12.
                 data_out <= data_in;</pre>
13.
       end
14.endmodule
```

(9) regfile, 寄存器堆, 包含 32 个寄存器, 初值为 0

```
    module regfile(
    input clk,
    input rst,
```

```
4.
       input RF_w,
5.
       input [4:0] rsc,
6.
       input [4:0] rtc,
7.
       input [4:0] rdc,
       input [31:0] rd,
8.
9.
       output [31:0] rs,
10.
       output [31:0] rt
11.
       );
12.
       reg [31:0] array_reg [31:0];
13.
       reg [5:0] i;
14.
15.
       assign rs = array_reg[rsc];
16.
       assign rt = array_reg[rtc];
17.
       always @(negedge clk or posedge rst) begin
18.
19.
            if (rst)
                for(i=0; i<32; i = i + 1)
20.
21.
                    array_reg[i] <= 0;</pre>
22.
            else if (RF_w && rdc != 0)
                array_reg[rdc] <= rd;</pre>
23.
24.
       end
25.endmodule
```

(10) alu,逻辑运算单元

```
    module alu(

2.
       input [31:0] a,
3.
       input [31:0] b,
4.
       input [3:0] aluc,
5.
       output reg [31:0] r,
6.
       output reg zero,
7.
       output reg carry,
8.
       output reg negative,
9.
       output reg overflow
10.
       );
11.
       reg [32:0] r_temp;
12.
       reg [31:0] b0;
13.
       always @(*) begin
14.
       case(aluc)
15.
            4'b0000: begin
16.
                r_{temp} = a + b;
17.
                r = r_{temp[31:0]};
18.
                carry = r_temp[32];
19.
                if(r == 0)
```

```
20.
                    zero = 1;
21.
                else zero = 0;
22.
                //negative
23.
                if(r[31] == 1)
24.
                    negative = 1;
25.
                else
26.
                    negative = 0;
27.
           end
28.
29.
       4'b0010: begin
30.
           r=a+b;
31.
           if(~a[31] & ~b[31] & r[31] || a[31] & b[31] & ~r[31])
32.
                overflow = 1;
33.
           else
34.
                overflow = 0;
           if(r == 0)
35.
36.
                zero = 1;
37.
           else
38.
                zero = 0;
           if(r[31] == 1)
39.
40.
                negative = 1;
41.
           else
42.
                negative = 0;
43.
       end
44.
       4'b0001: begin
45.
46.
           r = a - b;
47.
           if(a >= b)
48.
                carry = 0;
49.
           else
50.
               carry = 1;
51.
           if(r == 0)
52.
                zero = 1;
53.
               zero = 0;
54.
55.
           if(r[31] == 1)
56.
                negative = 1;
57.
           else
58.
                negative = 0;
59.
       end
60.
       4'b0011: begin
61.
62.
           b0 = ~b + 1;
           r = a + b0;
63.
```

```
64.
       if(b[31] != 1'b1)
65.
            if(~a[31] & ~b0[31] & r[31] || a[31] & b0[31] & ~r[31])
66.
                overflow = 1;
67.
           else
68.
                overflow = 0;
69.
       else
70.
            if(a[31] == 0)
71.
                overflow = 1;
72.
           else
73.
                overflow = 0;
74.
            if(r == 0)
75.
                zero = 1;
76.
77.
                zero = 0;
78.
            if(r[31] == 1)
79.
                negative = 1;
80.
           else
81.
                negative = 0;
82.
       end
83.
84.
       4'b0100: begin
85.
            r = a \& b;
86.
            if(r == 0)
87.
                zero = 1;
88.
           else
89.
                zero = 0;
            if(r[31] == 1)
90.
91.
                negative = 1;
92.
           else
93.
                negative = 0;
94.
       end
95.
96.
       4'b0101: begin
            r = a \mid b;
97.
98.
            if(r == 0)
99.
                zero = 1;
100.
             else
101.
                 zero = 0;
102.
             if(r[31] == 1)
103.
                 negative = 1;
104.
             else
105.
                 negative = 0;
106.
        end
107.
```

```
108.
        4'b0110: begin
109.
             r = a \wedge b;
110.
             if(r == 0)
111.
                 zero = 1;
112.
             else
113.
                 zero = 0;
114.
             if(r[31] == 1)
115.
                 negative = 1;
116.
             else
117.
                 negative = 0;
118.
        end
119.
120.
        4'b0111: begin
121.
             r = \sim (a \mid b);
122.
             if(r == 0)
123.
                 zero = 1;
124.
             else
125.
                 zero = 0;
126.
             if(r[31] == 1)
127.
                 negative = 1;
128.
             else
129.
                 negative = 0;
130.
        end
131.
132.
        4'b1000: begin
             r = \{b[15:0], 16'b0\};
133.
134.
             if(r == 0)
135.
                 zero = 1;
136.
             else
137.
                 zero = 0;
138.
             if(r[31] == 1)
139.
                 negative = 1;
140.
             else
                 negative = 0;
141.
142.
        end
143.
144.
        4'b1001: begin
145.
             r = \{b[15:0], 16'b0\};
146.
             if(r == 0)
147.
                 zero = 1;
148.
             else
149.
                 zero = 0;
150.
             if(r[31] == 1)
151.
                 negative = 1;
```

```
152.
            else
153.
                negative = 0;
154.
        end
155.
156.
        4'b1011: begin
157.
            if(a[31] == 0 && b[31] == 1)
158.
                r = 0;
159.
            else if(a[31] == 1 && b[31] == 0)
160.
                r = 1;
            else if(a[31] == 1 && b[31] == 1)
161.
                r = (a < b) ? 1 : 0;
162.
163.
            else
164.
                r=(a < b) ? 1 : 0;
165.
                if(a == b)
166.
                     zero = 1;
167.
                else
                     zero = 0;
168.
169.
                if(r == 1)
170.
                     negative=1;
171.
                else
172.
                     negative=0;
173.
        end
174.
175.
        4'b1010: begin
176.
            if(a < b) begin</pre>
177.
                r = 1;
178.
                carry = 1;
179.
            end
180.
            else begin
181.
                r = 0;
182.
                carry = 0;
183.
            end
184.
            if(a == b)begin
185.
                r = 0;
186.
                zero = 1;
187.
            end
188.
            else
                zero = 0;
189.
            if(r[31] == 1)
190.
191.
                negative = 1;
192.
            else
193.
                negative = 0;
194.
        end
195.
```

```
196.
        4'b1100: begin
197.
            r = ($signed(b)) >>> a;
198.
            if(a != 0)
199.
                carry = b[a-1];
200.
            else
201.
                carry = 0;
202.
            if(r == 0)
203.
                 zero = 1;
204.
            else
205.
                 zero = 0;
206.
            if(r[31] == 1)
207.
                 negative = 1;
208.
209.
                negative = 0;
210.
        end
211.
212.
        4'b1111: begin
213.
            r = b \ll a;
214.
            if(a != 0)
215.
                carry = b[32-a];
216.
            else
217.
                carry = 0;
218.
            if(r == 0)
219.
                zero = 1;
220.
            else
221.
                 zero = 0;
            if(r[31] == 1)
222.
223.
                 negative = 1;
224.
            else
225.
                 negative = 0;
226.
        end
227.
228.
        4'b1110: begin
229.
            r = b \ll a;
230.
            if(a != 0)
                carry = b[32-a];
231.
232.
            else
233.
                carry = 0;
234.
            if(r == 0)
235.
                zero = 1;
236.
            else
237.
                zero = 0;
238.
            if(r[31] == 1)
239.
                 negative = 1;
```

```
240.
            else
241.
                 negative = 0;
242.
        end
243.
244.
        4'b1101: begin
245.
             r = b \gg a;
246.
             if(a != 0)
247.
                 carry = b[a-1];
248.
             else
249.
                 carry = 0;
250.
             if(r == 0)
251.
                 zero = 1;
252.
             else
253.
                 zero = 0;
254.
             if(r[31] == 1)
255.
                 negative = 1;
256.
             else
257.
                 negative = 0;
258.
        end
259.
        endcase
260.end
261.endmodule
```

(11) mux, 输入数据为 32 位的双路选择器, 0 选 a, 1 选 b

```
    `timescale 1ns / 1ns

2. module mux(
       input [31:0] a,
       input [31:0] b,
4.
5.
       input choose,
6.
       output reg [31:0] z
7.
       );
       always @(*)
8.
9.
       begin
10.
       case(choose)
11.
            1'b1:z <= b;
12.
            1'b0:z <= a;
13.
      endcase
14.
      end
15.endmodule
```

(12) mux5, 输入数据为5位的双路选择器

```
    `timescale 1ns / 1ns

2. module mux5(
3.
        input [4:0] a,
4.
        input [4:0] b,
5.
        input [1:0] choose,
6.
        output [4:0] z
7.
        );
8.
        reg [4:0] temp_z;
9.
        always @(*)
10.
        begin
11.
        case(choose)
12.
            2'b00:temp_z <= a;
13.
            2'b01:temp_z <= b;
14.
            2'b10:temp z <= 5'b11111;</pre>
15.
            2'b11:temp_z <= 5'b11111;</pre>
16.
            default:temp z <= 5'bz;</pre>
17.
        endcase
18.
        end
19.
        assign z = temp_z;
20.endmodule
```

(13) extend5, 将 5 位的数据扩展为 32 位

```
    timescale 1ns / 1ns
    module extend5(
    input [4:0] a,
    output [31:0] b
    );
    assign b = {27'b0, a};
    endmodule
```

(14) extend16,将 16位的数据扩展为 32位

```
1. `timescale 1ns / 1ns
2. module extend16(
3.    input [15:0] a,
4.    input sign,
5.    output [31:0] b
6.    );
7.    assign b = sign ? {{16{a[15]}}, a} : {16'b0, a};
8. endmodule
```

(15) extend18, 将 18 位的数据扩展为 32 位

```
1. `timescale 1ns / 1ns
2. module extend18 (
3.    input [15:0] a,
4.    output [31:0] b
5.    );
6.    assign b = {{14{a[15]}}, a, 2'b00};
7. endmodule
```

(16) add, 加法器

```
1. `timescale 1ns / 1ns
2. module add(
3.    input [31:0] a,
4.    input [31:0] b,
5.    output reg [31:0] r
6.    );
7.    always@(*)begin
8.         r = a + b;
9.    end
10.endmodule
```

(17) add8

```
    input [31:0] a,
    output [31:0] r
    );
    assign r=a+4;
    endmodule
```

(18) II, 连接一个 4 位和 26 位的数据

```
    1. `timescale 1ns / 1ps
    2.
    3. module II(
    4. input [3:0] a,
    5. input [25:0] b,
    6. output [31:0] data_out
```

```
7. );
8. assign data_out = {a, b, 2'b00};
9. Endmodule
```

五、 测试模块


```
    `timescale 1ps/1ps

2. module cpu_tb();
3.
       reg clk_in;
4.
       reg reset;
5.
       reg start;
       wire[31:0] inst;
7.
       wire[31:0] pc;
8.
       sccomp_dataflow my_cpu(clk_in, reset, inst, pc);
9.
10.
11.
       integer file_output;
12.
       integer counter = 0;
13.
14.
       initial begin
15.
           file_output = $fopen("E:/Personal/Desktop/result_xlf.txt"
   );
16.
       end
17.
       initial begin
18.
19.
          clk_in = 0;
           start = 0;
20.
21.
           forever begin
22.
               //#1 clk_in = ~clk_in;
23.
               #50 clk_in = ~clk_in;
24.
           end
25.
       end
26.
27.
       initial begin
28.
           reset = 1;
29.
           // #6 reset = 1;
30.
           // #50 reset = 0;
31.
           #225 reset = 0;
32.
           start = 1;
33.
       end
34.
35.
       always @(posedge clk_in) begin
36.
           if (start)begin
37.
               counter
                                                    = counter + 1;
```

```
38.
                counter = counter + 1;
39.
               $fdisplay(file_output, "regfile0: %h", my_cpu.sccpu.c
40.
   pu ref.array reg[0]);
               $fdisplay(file output, "regfile1: %h", my cpu.sccpu.c
41.
   pu_ref.array_reg[1]);
               $fdisplay(file output, "regfile2: %h", my cpu.sccpu.c
42.
   pu_ref.array_reg[2]);
               $fdisplay(file output, "regfile3: %h", my cpu.sccpu.c
43.
   pu_ref.array_reg[3]);
44.
               $fdisplay(file output, "regfile4: %h", my cpu.sccpu.c
   pu_ref.array_reg[4]);
45.
               $fdisplay(file_output, "regfile5: %h", my_cpu.sccpu.c
   pu ref.array reg[5]);
               $fdisplay(file_output, "regfile6: %h", my_cpu.sccpu.c
46.
   pu ref.array reg[6]);
47.
               $fdisplay(file_output, "regfile7: %h", my_cpu.sccpu.c
   pu_ref.array_reg[7]);
48.
               $fdisplay(file_output, "regfile8: %h", my_cpu.sccpu.c
   pu_ref.array_reg[8]);
               $fdisplay(file output, "regfile9: %h", my cpu.sccpu.c
49.
   pu_ref.array_reg[9]);
50.
               $fdisplay(file_output, "regfile10: %h", my_cpu.sccpu.
   cpu_ref.array_reg[10]);
               $fdisplay(file output, "regfile11: %h", my cpu.sccpu.
51.
   cpu ref.array reg[11]);
52.
               $fdisplay(file_output, "regfile12: %h", my_cpu.sccpu.
   cpu_ref.array_reg[12]);
53.
               $fdisplay(file_output, "regfile13: %h", my_cpu.sccpu.
   cpu ref.array reg[13]);
               $fdisplay(file_output, "regfile14: %h", my_cpu.sccpu.
54.
   cpu_ref.array_reg[14]);
               $fdisplay(file_output, "regfile15: %h", my_cpu.sccpu.
55.
   cpu_ref.array_reg[15]);
               $fdisplay(file_output, "regfile16: %h", my_cpu.sccpu.
56.
   cpu_ref.array_reg[16]);
               $fdisplay(file output, "regfile17: %h", my cpu.sccpu.
57.
   cpu_ref.array_reg[17]);
               $fdisplay(file_output, "regfile18: %h", my_cpu.sccpu.
58.
   cpu_ref.array_reg[18]);
               $fdisplay(file_output, "regfile19: %h", my_cpu.sccpu.
59.
   cpu ref.array reg[19]);
               $fdisplay(file_output, "regfile20: %h", my_cpu.sccpu.
60.
   cpu_ref.array_reg[20]);
```

```
61.
               $fdisplay(file_output, "regfile21: %h", my_cpu.sccpu.
   cpu_ref.array_reg[21]);
               $fdisplay(file_output, "regfile22: %h", my_cpu.sccpu.
62.
   cpu ref.array reg[22]);
               $fdisplay(file output, "regfile23: %h", my cpu.sccpu.
63.
   cpu_ref.array_reg[23]);
               $fdisplay(file_output, "regfile24: %h", my_cpu.sccpu.
64.
   cpu_ref.array_reg[24]);
               $fdisplay(file output, "regfile25: %h", my cpu.sccpu.
   cpu_ref.array_reg[25]);
66.
               $fdisplay(file output, "regfile26: %h", my cpu.sccpu.
   cpu_ref.array_reg[26]);
67.
               $fdisplay(file_output, "regfile27: %h", my_cpu.sccpu.
   cpu ref.array reg[27]);
               $fdisplay(file_output, "regfile28: %h", my_cpu.sccpu.
68.
   cpu ref.array reg[28]);
69.
               $fdisplay(file_output, "regfile29: %h", my_cpu.sccpu.
   cpu_ref.array_reg[29]);
70.
               $fdisplay(file_output, "regfile30: %h", my_cpu.sccpu.
   cpu_ref.array_reg[30]);
               $fdisplay(file output, "regfile31: %h", my cpu.sccpu.
71.
   cpu_ref.array_reg[31]);
72.
               $fdisplay(file output, "pc: %h", pc);
73.
               $fdisplay(file_output, "instr: %h", inst);
74.
           end
75.
       end
76.endmodule
```

六、 测试波形图



七、总结与体会

刚开始做的时候,还是什么都不懂,通过阅读 31 条指令的详细文档说明,逐渐对 CPU 的运行原理有了一个大体上的感觉。

然后开始花单条指令的数据通路图,在画图的过程中,文档里的文字说明变成了更具象化的数据通路,这更加深了我对每条指令执行步骤与要求的认识。

进入准备阶段最重要的几步,开始根据我对每条指令的理解与总结出的需要的部件,来统计得出两张表格和最终完整的数据通路图。在综合数据的过程中,之前的一些错误的认识互相矛盾,让我发现了对描述要求的理解偏差,及时纠正了过来,比如 beq 指令的具体实现是靠 alu 输出的 zf 标志位来生成控制符,而之前在画数据通路的时候却没能理解到这一层。

之后就是编写代码的过程。由于需要的很多部件都是上学期数字逻辑的平时 作业,所以基本上只需要编写控制模块,将这些部件按照输入输出关系连接起来 就好了,并不是很费时间。

但是由于编写过程的不细心,很多部件的输入输出关系连错,导致 debug 的时候很痛苦,只能慢慢捋思路,一步一步查。

同时,在一条条测试指令的过程中,一些之前不太确定的地方也得到了修正,如符号位扩展的问题。