











156.25MHZ LVPECL CLOCK OSCILLATOR





SFP CLOCK DISTRIBUTOR



125MHZ LVPECL CLOCK OSCILLATOR




SFP CLOCK DISTRIBUTOR



HITECH GLOBAL



V5TXT-PCIE  
156.25MHZ&125MHZ CLOCK AND CLOCK DISTRIBUTOR







SAMTEC GTP CLOCK GENERATOR




INPUTS		M-DIV	INPUTS FREQUENCY (MHz)	
M2	M1		MIN FREQ	MAX FREQ
0	0	0	18	31.1
0	0	1	22	25.5
0	1	0	24	23.3
0	1	1	25	22.4
1	0	0	32	17.5
1	0	1	40	14.0


INPUTS	N-DIV	
N2	N1	N0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

EXAMPLE:			
IN [MHz]	M-DIV	N-DIV	OUT [MHz]
25	24	2	300

SAMTEC GTP CLOCK BUFFER





UNUSED GTP's





HITECH GLOBAL

V5TXT-PCIE  
SAMTEC CLOCK INTERFACE

MGT POWER SUPPLY ALL EVEN GTX BANKS



MGT POWER SUPPLY ALL ODD GTX BANKS




HITECH GLOBAL

V5TXT-PCIE  
MGT POWER, RLDRII AND QDRII TERM

SIZE	DWG NO	REV
C	HTG-V5-PCIE	4.0
SCALE	SHEET 11 of 32	6-24-2010_20:53










## TERMINATION RESISTORS

RLDRII\_VTTL




RLDRII\_VTTL


RLDRII\_VTTL




1v8




1V5




RLDRII\_VTTL




RLDRII\_VTTL




2V5



RLDRII\_VREFI





RLDRII\_VTTL



TFBGA144

MT49H16M36HT-25:A



```
NOTE:
CLK0_P AND CLK0_N MASTER CLK U10
CLK1_P AND CLK1_N MASTER CLK U11
DQ0-DQ17 INPUT ARE REFERENCED TO DK0_P AND DK0_N
DQ18-DQ35 INPUT ARE REFERENCED TO DK1_P AND DK1_N
DQ0-DQ8 OUTPUT ARE REFERENCED TO QK0_P AND QK0_N
DQ9-DQ17 OUTPUT ARE REFERENCED TO QK1_P AND QK1_N
DQ18-DQ26 OUTPUT ARE REFERENCED TO QK2_P AND QK2_N
DQ27-DQ35 OUTPUT ARE REFERENCED TO QK3_P AND QK3_N
```

***HITECH GLOBAL***

V5TXT-PCIE  
RLDR II B INTERFACE

**CONFIDENTIAL**

DRAWN BY  
S.S

©

DWG NO

DWG NO

---

---

---

---

---

6-24-2010 20:53

REV

4.0







HITECH GLOBAL

V5TXT-PCIE  
QDRII A INTERFACE









C

HTG-V5-PCIE

REV







4.0

- 1.DATA (D0-D35) INPUT SIGNALS ARE SAMPLED ON RISING EDGE OF K AND K#
- 2.DATA (DQ0-DQ35) OUTPUT SIGNALS ARE DRIVEN OUT ON RISING EDGE OF C AND C#
- 3.BWS ARE SAMPLED ON THE RISING EDGE OF K AND #K  
CLOCKS WHEN WRITE OPERATIONS ARE ACTIVE
- 4.BWS DETERMINES WHICH BYTE IS WRITTEN INTO DEVICE  
BWS0 - D[8:0], BWS1 - D[17:9],  
BWS2 - D[26:18], BWS3 - D[35:27]




QDR2\_2MX36  
FBGA165



CY7C1515JV18-300BZXC














FPGA BYPASS CAPS FOR BANKS 7, 5, 3, 1



***HITECH GLOBAL***

TITLE	V5TXT-PCIE QDRII B FPGA INTERFACE
-------	--------------------------------------

SIZE <b>C</b>	DWG NO <b>HTG-V5-PCIE</b>	REV <b>4.0</b>
SCALE	SHEET <b>19</b>	of <b>32</b>
<b>6-24-2010 20:53</b>		

**CONFIDENTIAL**









RLDRAMII RIGHT-TERMINATION POWER SUPPLY

POWER SUPPLY CAN SOURCE AND SINK 3A




RLDRAMII LEFT-TERMINATION POWER SUPPLY

POWER SUPPLY CAN SOURCE AND SINK 3A



QDRII-TERMINATION POWER SUPPLY

POWER SUPPLY CAN SOURCE AND SINK 3A



HITECH GLOBAL

V5TXT-PCIE  
RLDRAMII, QDRII TERMINATION POWER SUPPLY



D

C

B







A

D


C

B

A



TERMINATION RESISTORS



CONFIDENTIAL

HITECH GLOBAL

V5TXT-PCIE  
FLASH A AND B INTERFACE

TITLE			
V5TXT-PCIE FLASH A AND B INTERFACE			
SIZE	DWG NO	REV	
C	HTG-V5-PCIE	4.0	
SCALE	SHEET	of	REV
	24	32	4.0

DRAWN BY  
S.S

6-24-2010\_20:53



