


RoCEv2 RC

(work-queue +
PCIe-attached NIC)



$\approx 2 \mu\text{s}$
4 PCIe
traversals

UB

load/store
(on-chip-bus)



$\approx 500 \text{ ns}$
no PCIe
traversals

dashed = PCIe (host-NIC crossing) · solid = on-chip bus or wire