Shreeyash Pandey

Systems Software Developer

shreeyash335@gmail.com — +91 8108539856 https://fp32.org

EXPERIENCE

 Vicharak Surat, India

Systems Software Developer, Full-time

August 2023 – *August* 2025

Gati Project - Edge ML Accelerator

- o Architected an FPGA based edge-ML accelerator for, and designed hardware building blocks (e.g., im2col, systolic
- Developed cycle-accurate simulators for architectural verification, performance profiling, and design tradeoff analysis.
- o Designed and implemented a dataflow compiler, integrating graph-level (layer fusion, tiling) and ISA-specific hardware optimizations to achieve real-time (20-30fps) inference on low-power edge device.
- o Engineered a dynamic hardware generator to create model-specific, optimized FPGA configurations for increased inference efficiency.
- Developed a high-throughput runtime engine for edge deployment, including optimized NEON kernel development for ARM processors.

FPGA EDA Compiler Reverse Engineering

- Reverse Engineered the Intermidiate Representation used by FPGA Compiler of a propreitary toolchain
- o Added support for it in the Open Source synthesis software: Yosys

Surat, India Vicharak

Linux Kernel Developer, Intern

January 2023 – August 2023

- Port Tianocore EDK2 to ARM Cortex-A series propreitary chip
- o Configure and Compile the Linux Kernel for various target architectures like x86 and ARM.
- Understand and Implement UEFI/PI specification to bring-up incompatible boards and allow a greater range of kernels to boot.
- Inspect relevant firmwares with tools like Ghidra to find and debug problems.

TALKS

No-ISA is the Best ISA - Shreeyash Pandey, Rishik Ram

IICT 2024, Bangalore

http://tiny.cc/e6dp001

EDUCATION

• G.H. Raisoni Institute Of Engineering And Technology Bachelor of Engineering in Computer Science Engineering; CGPA: 8.5

Nagpur, India August 2019 - May 2023

Projects

TinyTapeout

June 2025 – *Present*

- o Part of the team working on getting a RISC-V chip with CORDIC extensions to tapeout on the TinyTapeout project
- Responsibilities include extending TableGen and adding support for new instructions in the LLVM RISCV backend
- Verifying correctness by running the flow on the chip prototype running on the FPGA.

• Evofox-phantom

https://github.com/bojle/evofox-phantom

February. 2022 – May 2022

Python, libUSB, libHID, Wireshark

- Reverse engineered the communication protocol of a gaming mouse with Wireshark
- o Deviced a python program to emulate the behavior of a propreitary hardware device.
- A video demo of the project can be found here: https://youtu.be/1RXHDZS5G4I

TECHNICAL SKILLS

- Programming Languages: C, C++, Bash (Shell Scripting), Python, UV, x86 Assembly, ARM Assembly, LLVM, RISC-V, Verilog
- ML Frameworks: PyTorch, Onnxruntime, Tensorflow, Tinygrad, CUDA, TensorRT
- Documentation: Writing technical documentation and tools for it such as: Markdown, RST, Sphinx
- Tools: Git, Make, CMake, GDB, Valgrind, Compiler Explorer
- Operating Systems and ISAs: Linux, Windows, ARM, x86, 6502