

INSTITUTE OF ENGINEERING THAPATHALI CAMPUS

A Lab Report of Microprocessor **LAB -3** Logical Instruction Set

img/vline.png

Submitted By:

Name: Krishna Acharya Roll No.: THA078BEI010

Submitted To:

Department of Electronics and Computer Engineering Thapathali Campus Kathmandu, Nepal

January 15, 2023

OBJECTIVES

• To Gain Proficiency in the 8085's Logical Instruction Set through Experimental Learning

EQUIPMENTS REQUIRED

- 8085 learning kit
- Simulator for 8085 microprocessor

THEORY

A microprocessor is a basically a programmable logic chip. It can perform all the functions of the hard-wired logic through its instruction set. The 8085 instruction sets includes such logic functions are as follows:

Mnemonics	Examples	Operation
ANA R	ANA B	Logically AND the contents of a register with A
ANI 8-bit	ANI 2FH	Logically AND the 8-bit data with A
ANA M	ANA M	Logically AND the contents of M with A
ORA R	ORA E	Logically OR the contents of reg E with A
ORI 8-bit	ORI 3FH	Logically OR the 8-bit data with A
ORA M	ORA M	Logically OR the contents of M with A
XRA R	XRA B	Logically XOR the contents of B with A
XRI 8-bit	XRI 6AH	Logically XOR 8-bit data with A
XRAM	XRAM	Logically XOR the contents of M with A
CMPR	CMP B	Compare the contents of register with the contents of A for
		less than , greater than or equal to
CPI 8-bit	CPI 45H	Compare the 8-bit data with the contents of A for less than,
		greater than or equal to
RLC	RLC	Rotate accumulator left i.e. Each bit is shifted to adjcent
		left positions. Bit D7 becomes Do
RAL	RAL	Rotate accumulator left through carry Each bit is shifted to
		the adjcent left position. Bit D7 becomes the carry bit and
		the carry bit is shifted to Do.
RRC	RRC	Rotate accumulator right Each bit is shifted right to the
		adjcent position and Bit Do becomes D7
RAR	RAR	Rotate Accumulator Right through carry Each bit is shifted
		right to the adjcent position. Bit D7 becomes carry bit and
		the carry bit is shifted into D7
CMC		Complements the carry flag.
STC		Sets the carry flag
CMA		Complements the accumulator.

The following features hold true for all the instructions:

- 1. The instructions implicitly assume accumulator as one of the operand
- 2. All instructions reset carry flag except for the complement where carry flag remains unchanged
- 3. They modify Z, P and S flags according to the data conditions of the result
- 4. Place the result in the accumulator
- 5. They do not effect the content of the operand register

INITIAL PART

Example 1:

Load the following Program and check the output of flags

\mathbf{Code}

MVI A, 82H MVI B, 52H ANA B ANI 45 RST 5

Flags

S	Z	*	AC	*	Р	*	CY
0	1	0	1	0	1	0	0

Register Table

Register	Value
Accumulator	00
Register B	52
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3F

Example 2:

Load the following program and check the content of the respected registers and flag contents before and after XRA and ORA operations. Check out the XRI and ORI operations yourself.

\mathbf{Code}

MVI A, 8F MVI C, A2 ORA C MVI D, 74 XRA D RST 5

Flags

S	\mathbf{Z}	*	AC	*	Р	*	CY
1	0	0	0	0	1	0	0

Register Table

Register	Value
Accumulator	DB
Register B	00
Register C	A2
Register D	74
Register E	00
Register H	00
Register L	A2
Memory(M)	00

Example 3:

Load the following program and check out the flag contents to find which number is greater.

Code

MVI A, 72H LXI H, 8010 CMP M CMP H CPI 72H RST 5

Flags

at ($^{ m CMP}$	Μ					
\mathbf{S}	\mathbf{Z}	*	AC	*	Р	*	CY
0	0	0	0	0	1	0	1

ŧ	at C	MP	Н				
\mathbf{S}	\mathbf{Z}	*	AC	*	Р	*	CY
1	0	0	0	0	0	0	1

	at C	PI 7	2				
\overline{S}	Z	*	AC	*	Р	*	$\overline{\text{CY}}$
0	1	0	1	0	1	0	0

Analysis

At first comparison, M i.e. [HL] is greater being carry flat set. secondly, H is greater and at last comparison since Zero flat is set, so the value in register A is greater.

Example 3:

Load the following program and view the content of the accumulator in each step.

\mathbf{Code}

MVI B,18 MOV A,B RAL RLC MOV A,B RAR RRC RST 5

Flags

Lines	S	Z	*	AC	*	Р	*	CY
Line 1:	0	0	0	0	0	0	0	0
Line 2:	0	0	0	0	0	0	0	0
Line 3:	0	0	0	0	0	0	0	0
Line 4:	0	0	0	0	0	0	0	0
Line 5:	0	0	0	0	0	0	0	0
Line 6:	0	0	0	0	0	0	0	0
Line 7:	0	0	0	0	0	0	0	0
Line 8:	0	0	0	0	0	0	0	0

Registers

*	A	В	С	D	Е	Η	L
Line 1:	00	18	00	00	00	00	00
Line 2:	18	18	00	00	00	00	00
Line 3:	30	18	00	00	00	00	00
Line 4:	60	18	00	00	00	00	00
Line 5:	18	18	00	00	00	00	00
Line 6:	0C	18	00	00	00	00	00
Line 7:	06	18	00	00	00	00	00
Line 8:	00	18	00	00	00	00	00

Analysis

The carry flags remained unchanged coincidently, and the effects of each lines instruction is as shown in the table.

ASSIGNMENTS

Program 1:

Write a program to AND the content of reg B and content of memory at 9030. Assume the content of 9030 as 34 and reg B as 92.

\mathbf{Code}

MVI A,34 MVI B,92 STA 9030 LDA 9030 ANA B

Flags

S	\mathbf{Z}	*	AC	*	Р	*	CY
0	0	0	1	0	0	0	0

Register Table

Register	Value
Accumulator	10
Register B	92
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

Memory Table

Address	Value
9030	34

Program 2:

Write a program that will check whether D4 bit of data at address 9030 is zero. Just check the result after the operation.

Code

MVI A,OF
STA 9030
LDA 9030
RAL
RAL
RAL
RAL
RAL
RAL
CAL
RAL
CPI 00
JZ LABEL: MVI B,22

Flags

\overline{S}	Z	*	AC	*	Р	*	CY
0	1	0	0	0	1	0	0

${\bf Register\ Table}$

Register	Value
Accumulator	00
Register B	22
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

Memory Table

Address	Value
9030	Of

Program 3:

The content of the memory is shown in the figure along side. Write a program to OR the content of memory location 9024 with the memory location 9025 and store the result at 9026.

Address	Value
9024	A2
9025	79

\mathbf{Code}

MVI H,79 MVI L,A2 SHLD 9024 MOV A,H ORA L STA 9026

Flags

S	\mathbf{Z}	*	AC	*	Р	*	CY
1	0	0	0	0	0	0	0

Register Table

Register	Value
Accumulator	FB
Register B	00
Register C	00
Register D	00
Register E	00
Register H	79
Register L	A2
Memory(M)	00

Memory Table

Address	Value
9024	A2
9025	79
9026	FB

Program 4:

Write a program to XOR the content of 9027 with the location 9028 and store the content at 9029.

Address	Value
9027	4B
9028	C4

\mathbf{Code}

MVI H,C4 MVI L,4B SHLD 9027 MOV A,H XRA L STA 9029

Flags

\overline{S}	\mathbf{Z}	*	AC	*	Р	*	CY
1	0	0	0	0	0	0	0

Register Table

Register	Value
Accumulator	8F
Register B	00
Register C	00
Register D	00
Register E	00
Register H	C4
Register L	4B
Memory(M)	00

Memory Table

Address	Value
9027	4B
9028	C4
9029	8F

Program 5:

Logical instructions can also be used to mask certain bits of a word. Write a program to complement bit D6 of data at memory location 9025. Assume data as shown in the above figure.

Address	Value
9025	79

\mathbf{Code}

MVI A,79 STA 9025 XRI 40

Flags

\overline{S}	\mathbf{Z}	*	AC	*	Р	*	CY
0	0	0	0	0	1	0	0

Register Table

Register	Value
Accumulator	39
Register B	00
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

Memory Table

Address	Value
9025	79

Program 6:

Write a program to complement the accumulator content without CMA.

We can complement the accumulator content without using CMA as: XORing with FFH or by subtracting from FFH

\mathbf{Code}

MVI A,79 XRI FF

Flags

\overline{S}	Z	*	AC	*	Р	*	CY
1	0	0	0	0	0	0	0

Register Table

Register	Value
Accumulator	86
Register B	00
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

Program 7:

Write a program to compare the content of the memory location 8081 and 8082. Subtract the memory content at 8082 from 8081 and see whether the flag content is same as the compare instruction or not.

Address	Value
8081	36
8082	A4

Code

LDA 8082 MOV B,A LDA 8081 SUB B

Flags

\mathbf{S}	\mathbf{Z}	*	AC	*	Ρ	*	CY
1	0	0	1	0	0	0	1

Code

LDA 8082 MOV B,A LDA 8081 CMP B

Flags

\overline{S}	Z	*	AC	*	Р	*	CY
1	0	0	1	0	0	0	1

Register Table

Register	Value
Accumulator	36
Register B	A4
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3A

Reason for same flags Status

The flag conditions for both of the above code are same since, COMPARE instruction also does comparison between two values by subtraction and hence the same flags are affected.

Program 8:

Write a program to check the bit D5 of the content of memory at 9025. Display 1 at port A if the bit is 1 else displays nothing. Use the rotating instructions after masking. Use the rotating instruction which uses less no of instructions.

\mathbf{Code}

MVI A,FF
STA 9025
RAL
RAL
RAL
RAL
ANI 01
JNZ LABEL
LABEL: MVI A,01

Flags

\mathbf{S}	Z	*	AC	*	Р	*	CY
1	0	0	0	0	0	0	0

${\bf Register\ Table}$

Register	Value
Accumulator	01
Register B	00
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

I/O Port Table

*	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
00	00	00	00	00	00	00	00	00	00	00	01	00	00	00	00	00
01	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Program 9:

Change the program in assignment 8 to display 80H if the bit is 1 else nothing.

\mathbf{Code}

MVI A,FF
STA 9025
RAL
RAL
RAL
RAL
ANI 01
JNZ LABEL
LABEL: MVI A,80
OUT OA

Flags

S	Z	*	AC	*	Р	*	$\overline{\text{CY}}$
1	0	0	0	0	0	0	0

Register Table

Register	Value
Accumulator	80
Register B	00
Register C	00
Register D	00
Register E	00
Register H	00
Register L	00
Memory(M)	3E

I/O Port Table

*	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
00	00	00	00	00	00	00	00	00	00	00	80	00	00	00	00	00
01	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00