* Convert the following circuit into Verilog module and write the testbench to verify the design.

