Lab B

Ethash

陳炫均

Introduction to Ethash

- Ethash is the name of the hashing algorithm that is at the core of all Ethereum transactions.
- This algorithm is used as a proof-of-work (PoW) that a substantial amount of distributed effort when towards the creation of a transaction (i.e. a new block in the chain).

Application Project on Vitis

- pow.cpp: the main application file and represents the host code. It's responsible for initializing the OpenCL framework and loading/executing the acceleration kernel.
- pow.h: a header file for the application. Includes the required OpenCL header.
- krnl_ethash.cl: actual kernel which will get run on the targeted FPGA.
- xcl.*: helper functions.

libethash/internal.c

Where the Ethash library and function would be called upon:

```
static void ethash_hash(
     ethash return value *ret,
     node const *full nodes,
     ethash cache const *cache,
     ethash_params const *params,
     const uint8_t header_hash[32],
     const uint64_t nonce) {
```

libethash/internal.c

Simply copy this code and use it to replace the kernel code in our krnl_ethash.cl file would cause a flood of compilation errors including:

- The code makes extensive use of macros and helper functions that are defined in separate libethash files.
- Some standard C coding practices aren't necessarily acceptable to OpenCL (e.g. memcpy).

libethash/internal.c

Make the following adaptations:

- Add all dependent macros and helper functions to the kernel *.cl file.
- Replace all instances of memcpy as well as any datatypes not natively supported by OpenCL.
- Update the host *.cpp code to accommodate appropriate arguments.

PoW Kernel File

- ethash_return_value: returns two hash values so the original code used a special structure to hold these. In the OpenCL these are simply split out into two 32-byte hash values ret_mix & ret_hash.
- full_nodes: the core data that the PoW function works with. It is a large dataset (>1GB) of hashes that can be reproduced consistently by any mining computer. The PoW creates hashes based on pseudo-random chunks of data from this dataset. This dataset is also referred to as the DAG, after Dagger Hashimoto (a hashing algorithm that contributed to how the DAG is generated).

PoW Kernel File

- ethash_params: contained information about the size of some data, including the DAG. To simplify things for now we discard this argument and test on a fixed size DAG.
- header_hash: a 32-byte hash representing the previous block in a block-chain. For the sake of testing, this is just an arbitrary value since we not actually interfacing with the live blockchain.
- nonce: a random integer-valued seed. When the PoW is used to mine, it iterates over changing seed values until is produces a hash that meets certain criteria. For the sake of testing, we'll just fix this to zero.

krnl_ethash.cl

```
19 //----
  2 //
  3 // kernel: ethash
  4 //
  5 // Purpose: Demonstrate Ethereum Ethash in OpenCL for FPGA
  6 //
  7
  80 /*
  9 * BEGIN code from all headers
 10 */
 11
 12 #define MIX_BYTES 128
 13 #define HASH BYTES 64
 14 #define DATASET_PARENTS 256
 15 #define CACHE ROUNDS 3
 16 #define ACCESSES 64
 17
 189 /*
 19 * BEGIN from fnv.h
 21
 22 #define FNV_PRIME 0x01000193
 240 static inline uint fnv hash(const uint x, const uint y) {
        return x*FNV_PRIME ^ y;
 26 }
 27
 28⊖ /*
 29 * END from fnv.h
 30 */
 31
 32⊕ /*
 33 * BEGIN from sha3.h
 34 */
 36⊖ #define decsha3(bits) \
 37
           int sha3_##bits(uchar*, size_t, const uchar*, size_t);
 39 decsha3(256)
 40 decsha3(512)
 42@ static inline void SHA3_256(uchar * const ret, uchar const *data, const size_t size) {
        sha3 256(ret, 32, data, size);
 44 }
```

pow.cpp

```
    ∆ ethash system

                  % ethash
                             krnl ethash.cl
 35 THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT
 38 #include <stdlib.h>
 39 #include <fstream>
 40 #include <iostream>
 41 #include "pow.h"
 43 static const int DATA_SIZE = 4096;
 44
 45 static const std::string error_message =
         "Error: Result mismatch:\n"
 47
         "i = %d CPU result = %d Device result = %d\n";
 49@ static char nibbleToChar(unsigned nibble)
 50 {
 51
         return (char) ((nibble >= 10 ? 'a'-10 : '0') + nibble);
 52 }
 53
 540 static uint8 t charToNibble(char chr)
         if (chr >= '0' && chr <= '9')
 56
 57
             return (uint8_t) (chr - '0');
 58
 59
         if (chr >= 'a' && chr <= 'z')
 60
 61
 62
             return (uint8 t) (chr - 'a' + 10);
 63
 64
         if (chr >= 'A' && chr <= 'Z')
 65
             return (uint8_t) (chr - 'A' + 10);
 66
 67
 68
         return Θ;
 69 }
 71@ static std::vector<uint8_t> hexStringToBytes(char const* str)
 72 {
 73
         std::vector<uint8 t> bytes(strlen(str) >> 1);
 74
         for (unsigned i = 0; i != bytes.size(); ++i)
 75
             bytes[i] = charToNibble(str[i*2 | 0]) << 4;</pre>
 76
 77
             bytes[i] |= charToNibble(str[i*2 | 1]);
 78
```


pow.h

```
n pow.h \ □ krnl ethash.cl
ethash system
                  k ethash
                              c pow.cpp
23 profits, goodwill, or any type of loss or damage suffered as a result of any
24 action brought by a third party) even if such damage or loss was reasonably
25 foreseeable or Xilinx had been advised of the possibility of the same.
26 CRITICAL APPLICATIONS
27 Xilinx products are not designed or intended to be fail-safe, or for use in any
28 application requiring fail-safe performance, such as life-support or safety
29 devices or systems, Class III medical devices, nuclear facilities, applications
30 related to the deployment of airbags, or any other applications that could lead
31 to death, personal injury, or severe property or environmental damage
32 (individually and collectively, "Critical Applications"). Customer assumes the
33 sole risk and liability of any use of Xilinx products in Critical Applications,
34 subject only to applicable laws and regulations governing limitations on product
35 liability.
36 THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT
    ALL TIMES.
39
40
    #pragma once
41
42 #define CL HPP CL 1 2 DEFAULT BUILD
43 #define CL_HPP_TARGET_OPENCL_VERSION 120
    #define CL HPP MINIMUM OPENCL VERSION 120
    #define CL HPP ENABLE PROGRAM CONSTRUCTION FROM ARRAY COMPATIBILITY 1
46
    #include <CL/cl2.hpp>
47
48
   //Customized buffer allocation for 4K boundary alignment
50⊖ template <typename T>
51 struct aligned allocator
52 {
53
      using value type = T;
54⊖
     T* allocate(std::size t num)
55
56
        void* ptr = nullptr;
57
        if (posix memalign(&ptr,4096,num*sizeof(T)))
          throw std::bad alloc();
58
59
        return reinterpret cast<T*>(ptr);
60
618
      void deallocate(T* p, std::size_t num)
62
63
        free(p);
64
65 };
66
```


Builds

Since we do not have the Alveo U200 actual board, we can only build the Emulation-SW and Emulation-HW stages.

Emulation-SW Builds



Emulation-HW Builds



Link Summary binary_container_1 (Hardware Emulation) System Diagram binary_container_1 (Hardware Emulation)	× Platform Diagram × binary_container_1 (Hardware Emulation)	
	/home/msoc/Downloads/ethash/Emulation-HW/binary_container_1.xclbin.link_summary	Hardware Emulation
STATUS	Completed Logs	
GUIDANCE 21 warnings System Guidance		
CLOCK FREQUENCIES		
KERNEL_CLK 500 Mhz		
DATA_CLK 300 Mhz		
STARTED May 10, 2021 01:14	COMPLETED May 10, 2021 01:20	ELAPSED 05m 35s
PLATFORM xilinx u200 xdma 201830 2 Platform Diagram		
KERNELS System Diagram		
/ krnl_ethash 1 compute unit Compile Summary		
COMMAND LINE target hw_emutinkconfig common-config.iniconfig binary container_1-link.inibinary_container_1.xclbin binary_container_1.build/krnl_ethash.	ко	×

Emulation-HW Kernel Estimates

Compile Summary krnl_ethash (Hardware Emulation) × Kernel Estimate krnl_ethash (Hardware Emulation)

/home/msoc/Downloads/ethash/Emulation-HW/binary_container_1.build/reports/krnl_ethash/system_estimate_krnl_ethash.xtxt

```
Q 🔳
     Version: v++ v2019.2 (64-bit)
     Build:
                     SW Build 2708876 on Wed Nov 6 21:39:14 MST 2019
  4 : Copyright: Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
  5 | Created: Mon May 10 01:14:28 2021
9 Design Name: krnl_ethash
10 Target Device: xilinx:u200:xdma:201830.2
11 Target Clock: 300.00000MHz
12 : Total number of kernels: 1
14
15 Kernel Summary
16 Kernel Name Type Target OpenCL Library Compute Units
17
18 krnl ethash clc fpga0:OCL REGION 0 krnl ethash 1
19:
20
     OpenCL Binary: krnl ethash
23 Kernels mapped to: clc region
25 : Timing Information (MHz)
26; Compute Unit Kernel Name Module Name Target Frequency Estimated Frequency

      28
      krnl_ethash_1
      krnl_ethash
      xorin_1
      300.300293
      424.088196

      29
      krnl_ethash_1
      krnl_ethash
      keccakf_1
      300.300293
      692.041504

      30
      krnl_ethash_1
      krnl_ethash
      setout_2
      300.300293
      714.796265

      31
      krnl_ethash_1
      krnl_ethash
      krnl_ethash
      300.300293
      411.015198

32
33 : Latency Information
34 Compute Unit Kernel Name Module Name Start Interval Best (cycles) Avg (cycles) Worst (cycles) Best (absolute) Avg (absolute) Worst (absolute)

      36
      krnl_ethash_1
      krnl_ethash
      xorin_1
      122 ~ 290
      122
      undef

      37
      krnl_ethash_1
      krnl_ethash
      keccakf_1
      51
      51
      51

      38
      krnl_ethash_1
      krnl_ethash
      setout_2
      35
      35
      35

      39
      krnl_ethash_1
      krnl_ethash
      krnl_ethash
      11311 ~ 11647
      11310
      undef

                                                                                                                                         0.407 us
                                                                                                                                                               undef
                                                                                                                                                                                    0.967 us
                                                                                                                    51
35
11646
                                                                                                                                         0.170 us
                                                                                                                                                               0.170 us
                                                                                                                                                                                    0.170 us
                                                                                                                                         0.117 us
                                                                                                                                                               0.117 us
                                                                                                                                                                                    0.117 us
                                                                                                                                         37.696 us
                                                                                                                                                               undef
                                                                                                                                                                                    38,816 us
40
41 Area Information
42 Compute Unit Kernel Name Module Name FF
43; ----- --- ---- ----- -----
44 krnl ethash 1 krnl ethash xorin_1 105 1428 0 0
45 krnl_ethash_1 krnl_ethash keccakf_1 3553 8879 0 0
46 krnl ethash 1 krnl ethash setout 2 346 1564 0 0
47 | krnl_ethash_1 krnl_ethash krnl_ethash 22057 27906 144 49 0
49
```


Emulation-HW Performance Estimates



Emulation-HW Utilization Estimates

Utilization Estimates Summary BRAM 18K DSP48E URAM Name FF LUT DSP Expression 7619 FIFO Instance 30 144 16372 17574 Memory 19 Multiplexer 2713 Register 5685 Total 144 49 22057 27906 Available 684023644801182240 4320 960 Available SLR 1440 2280 788160 394080 320 Utilization (%) ~0 Utilization SLR (%)

Emulation-HW System Diagram



Key Message 1

- The report indicates a relatively long latency estimate for the kernel at ~ 0.038 ms and the memory utilization is very low at just $\sim 1\%$.
- This is because we took C code designed to run in a fairly serial manner on CPU clocked at a very high frequency and applied it to an FPGA, which is very good at leveraging parallelism, and ran it in a still serial manner at a much lower clock rate (300MHz).
- For the sake of acceleration, we need toward additional optimizations that can yield higher levels of memory utilization and parallelism.

Key Message 2

- Lots of "科普" articles talk about and compare FPGA blockchain mining with GPU and ASIC, but none of them really tells you how to actually mine with FPGA.
- If the goal is the whole end-to-end FPGA blockchain mining (i.e., we can actually mine with the FPGA), this is just the very beginning.

Github Link

https://github.com/agenda425/hls_ethash