
# **HLS Final Project**

Team10

#### Outline


- Introduction
  - Introduction to AAT platform
  - Building system and OpenCL workflow
- Implementation Details
  - SDAccel<sup>™</sup> stream interface
  - Multi-instence connection
- Single-component hardware testbench

## Introduction to AAT platform




3

# Introduction to AAT platform



# AAT platform block design




## Try to run build script with lots of versions of vitis

- Ubuntu 18.04 (浩杰's machine)
  - Vitis 2019
    - Failed due to unsupported ardument
  - Vitis 2020.2
    - Failed due to lack of some shared library in vivado (wierd?)
    - Some error during vivado installation
  - Vitis 2020.2 + update
  - Vitis 2020.3
- Ubuntu 20.04 (宥儒's machine)
  - Vitis 2020.2
    - Move U50 card to the machine and reinstall the drivers, etc...
    - Successfully run build script, while error during bitstream generation stage
      - all xo file was generated

### Componentwise cosimulation

- Feed Handler
  - csynth
- OrderBook
  - o cosim
- OrderBook-data-mover
  - csynth
- Pricing Engine
  - o cosim
- Order Entry
  - o cosim




Fic

# Xilinx Build System

- Build through v++
- Build through vitis TCL script

### Xilinx Build System

- V++ building stage
  - Compile c/c++ into .xo files
    - V++ -C
  - Link xo files into .link.xclbin
    - v++ --link
  - Paskage into .xclbin
    - v++ --package



## Xilinx Build System

- Build through tcl script
  - add\_files
  - o set\_top
  - open\_solution
  - create\_clock
  - config\_compile
  - csynth\_design
  - export\_design
    - export into xo files

### OpenCL workflow


- setting up kernel
  - o cl::Context(...)
  - cl::CommandQueue(...)
  - o cl::Program(...)
  - o cl::Kernel(...)
- Migrate buffer and launch kernel
  - kernel.setArg
  - enqueueWriteBuffer
  - enqueueMigrateMemObjects
  - enqueueNDRangeKernel

#### Running Emulation and Hardware

- SW\_EMU
  - emconfigutil --platform xilinx u200 xdma 201830 2
  - XCL\_EMULATION\_MODE=sw\_emu ./host.exe kernel.xclbin
- HW\_EMU
  - XCL\_EMULATION\_MODE=hw\_emu ./host.exe kernel.xclbin
- HW
  - ./host.exe kernel.xclbin

## Implementation Details

- SDAccel™ stream interface
- Multi-instence connection



#### SDAccel<sup>™</sup> stream interface

- Xilinx SDAccel™ 2019.1 release a set of OpenCL extensions
- QDMA
- Direct streaming of data from host to kernel and kernel to host without having to go through global memory
  - The host application does not necessarily need to know the size of the data coming from the kernel.
  - Data resides on the host memory can be transferred to the kernel as soon as it is needed.
     Similarly, the processed data can be transferred back when it is required.


#### SDAccel<sup>™</sup> stream interface

- clCreateStream()
- clReleaseStream()
- clWriteStream()
- clReadStream()
- clPollStreams()


### Componentwise cosimulation

- Feed Handler
  - csynth
- OrderBook
  - o cosim
- OrderBook-data-mover
  - csynth
- Pricing Engine
  - o cosim
- Order Entry
  - o cosim

#### Figure



# System Overview



### Multiple Instances Kernel

- customize the kernel linking stage to instantiate multiple hardware compute units (CUs) from a single kernel.
- Specify the connection during linking stage connect.cfg

## Creating Multiple Instances of a Kernel

- Customize the kernel linking stage to instantiate multiple hardware compute units (CUs) from a single kernel.
- #nk=<kernel name>:<number>:<cu\_name>...
- e.g., nk=vadd:3:vadd\_X.vadd\_Y.vadd\_Z

## Mapping Kernel Ports to Memory

- We can manually specify which global memory bank each kernel port (or interface) is connected to. Proper configuration of kernel to memory connectivity is important to maximize bandwidth, optimize data transfers, and improve overall performance.
- #sp=<cu\_name>.<interface\_name>:HOST[0]
- e.g., sp=cnn 1.m axi gmem:HOST[0]


#### Specifying Streaming Connections between Compute Units

- The Vitis core development kit supports streaming data transfer between two kernels, allowing data to move directly from one kernel to another without having to transmit back through global memory.
- #sc=<cu\_name>.<output\_port>:<cu\_name>.<input\_port>:[<fifo\_depth>]
- e.g., sc=vadd\_1.stream\_out:vadd\_2.stream\_in


#### Specifying Streaming Connections between Compute Units

- Xilinx devices on Data Center accelerator cards use stacked silicon consisting
  of several Super Logic Regions (SLRs) to provide device resources, including
  global memory. We need to manually assign the kernel instance, or CU into
  the same SLR as the global memory to ensure the best performance.
- #slr=<compute\_unit\_name>:<slr\_ID>
- e.g., slr=vadd\_1:SLR2

# System Overview



## order entry block design



#### Hardware testbench simulation

- listenStatus
- txStatusPack
  - sessionID
  - length
  - space
- operationStreamPackFIFO
- ...

#### Components

#### FeedHandler

- Receives market data(in Simple Binary Encoding) from previous block
- Create book update messages, e.g. add, modify, delete

#### OrderBook

- Receive and parse book update instructions from FeedHandler
- Update orderbook

#### PricingEngine

- Receive notification of change in orderbook
- Check trading strategy and output a request (bid/ask messages)

#### OrderEntry

- Receive request from PricingEngine
- Construct TCP/IP message

### OrderBook::operationProcess

- II Violation

The II Violation in module 'operationProcess' (function 'operationProcess'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('kernel\_orderBookAskCount\_V\_addr\_13\_write\_ln391') of constant <constant:\_ssdm\_op\_Write.bram.i160> on array 'kernel\_orderBookAskCount\_V' and 'load' operation ('\_\_Val2\_\_') on array 'kernel\_orderBookAskCount\_V'.



#### Github

- Single-componet hardware testbench
  - https://github.com/eee4017/HLS\_FINAL

#### Reference

- the direct streaming of data from host to kernel and kernel to host without having to go through global memory
  - https://www.xilinx.com/html\_docs/xilinx2019\_1/sdaccel\_doc/qwz1555342848145.html
  - https://github.com/Xilinx/Vitis Accel Examples/tree/2020.2/host/streaming reg access
- Multi-instance connection
  - <a href="https://www.xilinx.com/html\_docs/xilinx2020\_2/vitis\_doc/vitiscommandcompiler.html#ariaid-title-tit
  - https://www.xilinx.com/html\_docs/xilinx2020\_2/vitis\_doc/buildingdevicebinary.html#:~:text=the se%20build%20options.-,Creating%20Multiple%20Instances%20of%20a%20Kernel,-By%20d efault%2C%20the
  - https://github.com/Xilinx/Vitis Accel Examples/tree/master/host/mult compute units