Lab A

Digital Filter: 10.1-10.3

Team1 吳靖崴 施承志 范勝禹

Outline


- FIR filter
- Illustrate filter with rolled/unrolled MAC loop
- Demonstrate various filter design in the example code
- Design and explain the structure of the Systolic array filter

Outline

- FIR filter
- Illustrate filter with rolled/unrolled MAC loop
- Demonstrate various filter design in the example code
- Design and explain the structure of the Systolic array filter


FIR filter

- Finite Impulse Response filter
- $ullet y[n] = \Sigma_{k=0}^N h[k] x[n-k]$
- Here, 4 coefficients, h[0], h[1], h[2], h[3]



FIR filter

- Finite Impulse Response filter
- $ullet y[n] = \Sigma_{k=0}^N h[k] x[n-k]$
- Here, 4 coefficients, h[0], h[1], h[2], h[3]



Outline

- FIR filter
- <u>Illustrate filter with rolled/unrolled MAC loop</u>
- Demonstrate various filter design in the example code
- Design and explain the structure of the Systolic array filter

FIR filter

```
void fir_filter ( ap_fixed<8,1> *x,
                  ap fixed<8,1> h[4],
                  ap fixed<19,4> *y){
  static shift_class<ap_fixed<8,1>,4> regs;
  ap fixed<19,4> temp = 0;
  regs << *x;
  MAC: for (int i = 0; i < 4; i++) {
    temp += h[i]*regs[i];
    = temp;
```

Rolled FIR filter




Illustration 138: FIR Filter with External Coefficients

Rolled FIR filter

+	+	++	+	+	+	+
Variable Name	Operation	DSP48E	FF	LUT	Bitwidth P0	Bitwidth P1
+	+	++	+	+	+	+
r_V_2_fu_206_p2	*	0	0	41	8	8
i_fu_140_p2	+	0	0	12	3	1
temp_V_fu_224_p2	+	0	0	26	19	19




Illustration 138: FIR Filter with External Coefficients





Illustration 139: Fully Parallel FIR Filter with External Coefficients

Rolled v.s. Unrolled



x	Reg	Reg	Reg				
b[3]		<u> </u>	1	* +	1		
b[2]	_			*	+		— у
b[1]	_			* +		Reg	
b[0]				*			


Illustration 139: Fully Parallel FIR Filter with External Coefficients

	Latency (cycle)	FF	LUT
Rolled	16	108	295
Unrolled	8	74	402

Outline

- FIR filter
- Illustrate filter with rolled/unrolled MAC loop
- Demonstrate various filter design in the example code
- Design and explain the structure of the Systolic array filter

FIR filter



Expression:

Variable Name

|mul_ln1118_1_fu_150_p2

LUT| Bitwidth P0| Bitwidth P1|

8|

Illustration 139: Fully Parallel FIR Filter with External Coefficients

Constant Coefficient FIR filter

Constant Coefficient FIR filter

```
* DSP48E:

| Instance | Module | Expression |
| fir filter const bkb U6 | fir filter const bkb | i0 + i1 * i2 |
| fir_filter_const_cud_U7 | fir_filter_const_cud | i0 + i1 * i2 |
| the standard of the standa
```


* Expression:						
Variable Name	Operation	DSP48E	FF	LUT	Bitwidth P0	Bitwidth P1
mul_ln703_2_fu_77_p2 add_ln703_2_fu_154_p2 sub_ln1118_fu_111_p2	* + -	0 0 0	0 0 0	41 24 17	8 17 13	7 17 13

Loadable Coefficients FIR filter


```
void fir filter ld (ap fixed<8,1> *x,
                    ap fixed<8,1> h[4],
                    ap fixed<19,4> *y,
                    bool &ld){
  static shift class<ap fixed<8,1>,4> regs;
  ap fixed<19,4> temp = 0;
  static ap fixed<8,1> h int[4];
 if(ld==true)
   for(int i=0;i<4;i++)
     h_int[i] = h[i];
  regs << *x;
 MAC: for (int i = 0; i < 4; i++) {
   temp += h_int[i]*regs[i];
    = temp;
```


Symmetric Cofficient FIR filter

• Even Symmetric: $h[4] = \{0.3, 0.9, 0.9, 0.3\}$



Odd Symmetric: h[5] = {0.3, 0.9, 1.0, 0.9, 0.3}





Symmetric Cofficient FIR filter - Even Symmetric




Illustration 140: FIR Filter with Even Symmetry

Symmetric Cofficient FIR filter - Even Symmetric




Illustration 140: FIR Filter with Even Symmetry

Symmetric Cofficient FIR filter - Odd Symmetric




Illustration 141: FIR Filter with Odd Symmetry

Transposed FIR filter




Illustration 143: Hardware for Transposed FIR

Transposed FIR filter





Illustration 143: Hardware for Transposed FIR

Transposed FIR filter



Expression:

Variable Name

|mul_ln1118_1_fu_139_p2

|mul_ln1118_2_fu_181_p2

Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1

8|

Illustration 143: Hardware for Transposed FIR


Comparison





	Latency(ns)	FF	LUT	DSP48E
baseline	80	74	402	0
const coef	80	72	239	2
load coef	80	83	408	0
even symmetric	80	76	158	2
odd symmetric	150	110	267	2
transposed	20	69	291	0


Outline


- FIR filter
- Illustrate filter with rolled/unrolled MAC loop
- Demonstrate various filter design in the example code
- Design and explain the structure of the Systolic array filter




















Systotic FIR Implementation Overview

- previous FIR definition
- FIR definition here

$$y[n] = \Sigma_{k=0}^N h[k] x[n-k]$$

$$y[n] = \sum_{k=0}^{N} h[k]x[n+k]$$




Illustration 144: Systolic Architecture

Systotic FIR: Processing Element

13

14 15 }; $x = x_{in}$;

y in x in: input of Processing Element $y0 = x * h + y_{in}$ y_in x y0 y1 : registers y x_out : output of Processing Element 1 template<typename T0, typename T1, typename T2> 2 class pe_class{ x_in x out 3 private: T0 x; T2 y0; T2 y1; 7 public: void exec(T0 &x_in, T1 &h, T2 &y_in, T0 &x_out, T2 &y){ y = y1;10 $x_{out} = x;$ y1 = y0; $y0 = x * h + y_in;$

Illustration 144: Systolic Architecture

Illustration 144: Systolic Architecture

Illustration 144: Systolic Architecture

Illustration 144: Systolic Architecture

 x_2

Illustration 144: Systolic Architecture

 x_3

PE PE PE PE PE x_0h_0 y_1h_0 x_3h_0 h_1 x_3h_1 x_2h_1 x_2h_1 x_2h_1 x_2h_2 x_3 x_4 x_5

Illustration 144: Systolic Architecture





Illustration 144: Systolic Architecture

Systotic iteration=8 y[3] PE PE PE PE $x_0 h_0$ h[0] x_6 x_5

Illustration 144: Systolic Architecture

Systotic FIR Implementation



```
I #Include pe_class.npp
2 #include "fir filter.h"
                                                      void exec(T0 &x_in, T1 &h, T2 &y_in,T0 &x_out, T2 &y){
3 void fir_filter (ac_fixed<8,1> *x,
                    ac_fixed<8,1>h[4],
                    ac_fixed<19,4> *y){
     static pe_class<ac_fixed<8,1>,ac_fixed<8,1>,ac_fixed<19,4> > pe[4];
     ac_fixed<8,1> x_int[4];
     ac_fixed<19,4> y_int[4];
     ac_fixed<19,4>tmp = 0;
10
11
   CONN: for (int i=0; i<4; i++)
12
```

if(i==0) pe[0].exec(*x, h[i], tmp, x_int[i], y_int[i]); else pe[i].exec(x_int[i-1], h[i],y_int[i-1],x_int[i],y_int[i]); $*y = y_int[3];$

17 }

Comparison

	Latency(ns)	FF	LUT	DSP48E
baseline	80	74	402	0
const coef	80	72	239	2
load coef	80	83	408	0
even symmetric	80	76	158	2
odd symmetric	150	110	267	2
transposed	20	69	291	0
systolic	20	289	292	0