HLS Lab A

Chapter 9
Advanced Hierarchical Design

Outline

- Introduction
- Coding Style
- Deadlock

Github:

https://github.com/ChungChenWei/HLS_LabA_Team2_Ch9



Introduction

Introduction

- Why blocking?
 - Read empty channel
- Different library between Xilinx HLS and Mentor's Catapult
 - > hls::stream v.s. ac_channel
- Why deadlock?
- Ways to solve deadlock

Coding Style

Coding Style - In the book


BAD 👎

```
1 ac_channel<int> input0;
2 ac_channel<int> input1;
3 int data;
4 ...
5 if(input0.size()>4)
6    data = input0.read();
7 else if(input1.size()>2)
8    data = input1.read();
```

GOOD 👍

```
ac_channel<int> input0;
    ac_channel<int> input1;
   int data:
    bool p[2];
    p[0] = input0.size()>4;
    p[1] = input1.size()>2;
   if(p[0])
        data = input0.read();
 9
10
    else if(p[1])
        data = input1.read();
```

Coding Style - In the book



Coding Style - What we do



```
#include "bad-stream.hpp"

int top (stream_t &in1, stream_t &in2) {
    if (!in1.empty()) {
        return in1.read();
    }

    else if (!in2.empty()) {
        return in2.read();
    }

return in2.read();
}
```


GOOD 👍

```
#include "good-stream.hpp"
    int top (stream_t &in1, stream_t &in2) {
        bool cond1, cond2;
        cond1 = in1.empty();
        cond2 = in2.empty();
        if (!cond1) {
            return in1.read();
10
11
        else if (!cond2) {
12
            return in2.read();
13
14
15
        return 0:
16 }
```

Coding Style - Result







Coding Style - Result

```
always @ (*) begin
    if ((~((ap_start == 1'b0) | ((ap_predicate_op12_read_state1 == 1'b1) & (in2_V_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_24_p3 == 1'd1) &
        in1_V_read = 1'b1;
    end else begin
        in1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | ((ap_predicate_op12_read_state1 == 1'b1) & (in2_V_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_24_p3 == 1'd1) &
        in2_V_read = 1'b1;
    end else begin
    in2_V_read = 1'b0;
    end
end
```

Coding Style - Extra


The default implementation of hls::stream<> is implemented as a FIFO with a default depth of 2

bad style


good style


FIFO






AXI4-Stream






Deadlock

Deadlock - In the book



Deadlock - In the book



Deadlock - What we do

```
1 #include "has-deadlock.hpp"
 3 void block0 (stream_t &data_i, stream_t &coef_i, stream_t &feedback_i, stream_t &data_o) {
       data_o.write(data_i.read() * coef_i.read() - feedback_i.read());
7 }
   void block1 (stream_t &data_i, stream_t &data_o, stream_t &feedback_o) {
      int val = data_i.read();
10
      int fb = (val > MAXFEEDBACK) ? MAXFEEDBACK : val;
11
12
      data_o.write(val);
13
       feedback_o.write(fb);
14
15 }
16
   void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o) {
18 #pragma HLS PIPELINE
       static stream_t data ("intermediate_data");
      static stream_t feedback ("feedback");
20
21
       blockO(data_i, coef_i, feedback, data);
       block1(data, data_o, feedback);
23
                                                                                    typedef hls::stream<int> stream t;
24 }
```

Deadlock - What we do

```
#include "no-deadlock.hpp"
3 void block0 (stream_t &data_i, stream_t &coef_i, stream_t &feedback_i, stream_t &data_o) {
       int fb = feedback_i.empty() ? 0 : feedback_i.read();
       data_o.write(data_i.read() * coef_i.read() - fb);
   void block1 (stream_t &data_i, stream_t &data_o, stream_t &feedback_o) {
       int val = data_i.read();
      int fb = (val > MAXFEEDBACK) ? MAXFEEDBACK : val;
12
      data_o.write(val);
13
       feedback_o.write(fb);
14
15 }
16
   void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o) {
18 #pragma HLS PIPELINE
       static stream_t data ("intermediate_data");
19
      static stream_t feedback ("feedback"):
20
21
       blockO(data_i, coef_i, feedback, data);
22
       block1(data, data_o, feedback);
                                                                                    typedef hls::stream<int> stream t;
```


deadlock

non-blocking


without preload

```
Cosimulation Report for 'top'
General Information
                                                                Solution:
          Tue 13 Apr 2021 03:01:27 PM CST
                                                                               solution1 (Vivado IP Flow
 Date:
 Version: 2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020) Product family: zynq
 Project: has-deadlock-hls
                                                                Target device: xc7z020-clg400-1
 Status:
Cosim Options
 Tool: Vivado XSIM
                                                           RTL: Verilog
 Dump Trace: all
Performance Estimates 0
     □ □ >
 Modules Avg II Max II Min II Avg Latency Max Latency Min Latency
   ● top
```


preload=1



preload=2



non-blocking



Details: scheduling

preload = 1

preload = 2

```
void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o, stream_t &dump_fbl, stream_t &dump_fbl) {
#pragma HLS PIPELINE
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fbl
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb2

static stream_t data ("intermediate_data");
static stream_t feedback ("feedback");
static bool init = true;


if (init) {
    feedback.write(0); // preload
    init = false;
}
block0(data_1, coet_1, feedback, data, dump_fbl);
block1(data, data_o, feedback, dump_fb2);
}
```

```
void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o, stream_t &dump_fb1, stream_t &dump_fb2) {
#pragma HLS PIPELINE
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb1
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb2


static stream_t data ("intermediate_data");
static stream_t feedback ("feedback");
static bool init = true;

if (init) {
    feedback.write(0); // preload
    feedback.write(0); // preload
    init = false;
}
block0(data_i, coef_i, feedback, data, dump_fb1);
block1(data, data_o, feedback, dump_fb2);
}
```

preload = 1



preload = 2



24

Final comments

- Coding Style
 - Compiler optimization?
 - Try it out!
- About Deadlock
 - add "PIPELINE" directive if needed
 - don't implement preload by yourself as in previous examples
 - use non-blocking mode to avoid deadlock

Thanks for listening!

You're welcome!