

HLS Lab A

Chapter 9 Advanced Hierarchical Design

Team 2
b07902123 蔡奇峰
b07209016 鐘晨瑋 1

Outline

- Introduction
- Coding Style
- Deadlock

Github:

https://github.com/ChungChenWei/HLS_LabA_Team2_Ch9



Introduction

Introduction

- ❖ Why blocking?
 - Read empty channel
- ❖ Different library between **Xilinx HLS** and **Mentor's Catapult**
 - **hls::stream** v.s. **ac_channel**
- ❖ Why deadlock?
- ❖ Ways to solve deadlock

Coding Style

Coding Style – In the book

BAD 👎


```
1 ac_channel<int> input0;
2 ac_channel<int> input1;
3 int data;
4 ...
5 if(input0.size()>4)
6     data = input0.read();
7 else if(input1.size()>2)
8     data = input1.read();
```

GOOD 👍


```
1 ac_channel<int> input0;
2 ac_channel<int> input1;
3 int data;
4 bool p[2];
5 ...
6 p[0] = input0.size()>4;
7 p[1] = input1.size()>2;
8 if(p[0])
9     data = input0.read();
10 else if(p[1])
11     data = input1.read();
```

Coding Style – In the book

BAD 🖐️



GOOD 👍



Coding Style – What we do

BAD 👎


```
1 #include "bad-stream.hpp"
2
3 int top (stream_t &in1, stream_t &in2) {
4     if (!in1.empty()) {
5         return in1.read();
6     }
7     else if (!in2.empty()) {
8         return in2.read();
9     }
10    return 0;
11 }
```

GOOD 👍


```
1 #include "good-stream.hpp"
2
3 int top (stream_t &in1, stream_t &in2) {
4     bool cond1, cond2;
5
6     cond1 = in1.empty();
7     cond2 = in2.empty();
8
9     if (!cond1) {
10        return in1.read();
11    }
12    else if (!cond2) {
13        return in2.read();
14    }
15    return 0;
16 }
```


Coding Style – Result

BAD 👎



GOOD 👍



Coding Style – Result

```
always @ (*) begin
    if ((~(ap_start == 1'b0) | ((ap_predicate_op12_read_state1 == 1'b1) & (in2_V_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_24_p3 == 1'd1) &
        in1_V_read = 1'b1;
    end else begin
        in1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_start == 1'b0) | ((ap_predicate_op12_read_state1 == 1'b1) & (in2_V_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_24_p3 == 1'd1) &
        in2_V_read = 1'b1;
    end else begin
        in2_V_read = 1'b0;
    end
end
```

Coding Style – Extra


The default implementation of `hls::stream<>` is implemented as a **FIFO** with a default depth of 2

bad style

FIFO



good style




AXI4-Stream




Deadlock

Deadlock – In the book



Deadlock – In the book



Deadlock – What we do

```
1 #include "has-deadlock.hpp"
2
3 void block0 (stream_t &data_i, stream_t &coef_i, stream_t &feedback_i, stream_t &data_o) {
4
5     data_o.write(data_i.read() * coef_i.read() - feedback_i.read());
6 }
7
8 void block1 (stream_t &data_i, stream_t &data_o, stream_t &feedback_o) {
9     int val = data_i.read();
10    int fb = (val > MAXFEEDBACK) ? MAXFEEDBACK : val;
11
12    data_o.write(val);
13    feedback_o.write(fb);
14 }
15
16 void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o) {
17 #pragma HLS PIPELINE
18     static stream_t data ("intermediate_data");
19     static stream_t feedback ("feedback");
20
21     block0(data_i, coef_i, feedback, data);
22     block1(data, data_o, feedback);
23 }
24 }
```

15
typedef hls::stream<int> stream_t;

Deadlock – What we do

```
1 #include "no-deadlock.hpp"
2
3 void block0 (stream_t &data_i, stream_t &coef_i, stream_t &feedback_i, stream_t &data_o) {
4     int fb = feedback_i.empty() ? 0 : feedback_i.read();
5
6     data_o.write(data_i.read() * coef_i.read() - fb);
7 }
8
9 void block1 (stream_t &data_i, stream_t &data_o, stream_t &feedback_o) {
10     int val = data_i.read();
11     int fb = (val > MAXFEEDBACK) ? MAXFEEDBACK : val;
12
13     data_o.write(val);
14     feedback_o.write(fb);
15 }
16
17 void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o) {
18     #pragma HLS PIPELINE
19     static stream_t data ("intermediate_data");
20     static stream_t feedback ("feedback");
21
22     block0(data_i, coef_i, feedback, data);
23     block1(data, data_o, feedback);
24 }
```

typedef hls::stream<int> stream_t; 16

deadlock

```
Console Errors Warnings Guidance Man Pages
Vitis HLS Console
make: 'csim.exe' is up to date.
WARNING: Hls::stream 'feedback' is read while empty, which may result in RTL simulation hanging.
390, 1035, -695, 715, 235, 437, -209, 8409, -2200, 2318, -1940, 5657, -2988, 5802, -381, 3241, -321, 463, 4409, 1884
WARNING: Hls::stream 'feedback' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 5 hls::stream() instances in the design is 20
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] ***** CSIM finish *****
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.31 seconds. CPU system time: 0.22 seconds. Elapsed
Finished C simulation.
```

non-blocking

```
Console Errors Warnings Guidance Man Pages
Vitis HLS Console
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
390, 1035, -695, 715, 235, 437, -209, 8409, -2200, 2318, -1940, 5657, -2988, 5802, -381, 3241, -321, 463, 4409, 1884
WARNING: Hls::stream 'feedback' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 5 hls::stream() instances in the design is 20
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] ***** CSIM finish *****
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.23 seconds. CPU system time: 0.19 seconds. Elapsed
Finished C simulation.
```

without
preload

Cosimulation Report for 'top'

General Information

Date: Tue 13 Apr 2021 03:01:27 PM CST

Version: 2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)

Project: has-deadlock-hls

Status: Fail

Solution: solution1 (Vivado IP Flow)

Product family: zynq

Target device: xc7z020-clg400-1

Cosim Options

Tool: Vivado XSIM

RTL: Verilog

Dump Trace: all

Performance Estimates ⓘ

Modules

Avg II

Max II

Min II

Avg Latency


Max Latency

Min Latency

● top

18

```
preload=1
```




```
preload=2
```

Name	Value	140.000 ns	160.000 ns	180.000 ns	200.000 ns
Design Top Signals					
C Outputs					
dump_fb2(fifo)					
dump_fb2_V_write	0				
dump_fb2_V_full_n	1				
> dump_fb2_V_din[31:0]	XXXXXXXX				
dump_fb1(fifo)					
dump_fb1_V_write	0				
dump_fb1_V_full_n	1				
> dump_fb1_V_din[31:0]	XXXXXXXX				
data_o(fifo)					
data_o_V_write	0				
data_o_V_full_n	1				
> data_o_V_din[31:0]	XXXXXXXX				
C Inputs					
coef_i(fifo)					
coef_i_V_read	0				
coef_i_V_empty_n	0				
> coef_i_V_dout[31:0]	00000000	0...	0000000d	00...	00000019
data_i(fifo)					
data_i_V_read	0				
data_i_V_empty_n	0				
> data_i_V_dout[31:0]	00000000	0...	0000001e	00...	00000039
Block-level IO Handshake					

non-blocking

Name	Value
Design Top Signals	
C Outputs	
dump_fb2(fifo)	
dump_fb2_V_write	0
dump_fb2_V_full_n	1
dump_fb2_V_din[31]	XXXXXXXXXX
data_o(fifo)	
data_o_V_write	0
data_o_V_full_n	1
data_o_V_din[31:0]	XXXXXXXXXX
dump_fb1(fifo)	
dump_fb1_V_write	0
dump_fb1_V_full_n	1
dump_fb1_V_din[31]	XXXXXXXXXX
C Inputs	
coef_i(fifo)	
coef_i_V_read	0
coef_i_V_empty_n	0
coef_i_V_dout[31:0]	00000000
data_i(fifo)	
data_i_V_read	0
data_i_V_empty_n	0
data_i_V_dout[31:0]	00000000
Block-level IO Handshake	
Reset	



Details: scheduling

preload = 1


```
void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o, stream_t &dump_fb1, stream_t &dump_fb2) {  
#pragma HLS PIPELINE  
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb1  
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb2  
  
static stream_t data ("intermediate_data");  
static stream_t feedback ("feedback");  
static bool init = true;  
  
if (init) {  
    feedback.write(0); // preload  
    init = false;  
}  
block0(data_i, coef_i, feedback, data, dump_fb1);  
block1(data, data_o, feedback, dump_fb2);  
}
```

preload = 2


```
void top (stream_t &data_i, stream_t &coef_i, stream_t &data_o, stream_t &dump_fb1, stream_t &dump_fb2) {  
#pragma HLS PIPELINE  
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb1  
#pragma HLS INTERFACE ap_fifo depth=20 port=dump_fb2  
  
static stream_t data ("intermediate_data");  
static stream_t feedback ("feedback");  
static bool init = true;  
  
if (init) {  
    feedback.write(0); // preload  
    feedback.write(0); // preload  
    init = false;  
}  
block0(data_i, coef_i, feedback, data, dump_fb1);  
block1(data, data_o, feedback, dump_fb2);  
}
```

typedef hls::stream<int> stream_t;

preload = 1



preload = 2



Final comments

- Coding Style
 - Compiler optimization?
 - Try it out!
- About Deadlock
 - add “PIPELINE” directive if needed
 - don't implement preload by yourself as in previous examples
 - use **non-blocking** mode to avoid deadlock

Thanks for listening!

You're welcome!