Application Acceleration with High-Level-Synthesis

UG871 Chapter 7: Design Optimization

Speaker: F08943009 張承洋

Advisor: 賴瑾 教授


Date: 2022/10/20


Outline

- **■** Background of Matrix Multiplier
- Lab 1: Optimizing a Matrix Multiplier
 - @ Case: No pragma
 - @ Case: Pipelining Product Loop
 - @ Case: Pipelining Col Loop
 - @ Case: Pipelining Col Loop and RESHAPE
 - @ Case: Pipelining the Function
 - Cannot Apply FIFO
- Lab 2: C-Code Optimized for I/O Accesses
 - @ Case: FIFO Interface with Pipeline Rewind
- Questions

Background of Matrix Multiplier

- Matrix multiplication is a canonical example in parallel computing
 - Applied to linear algebra, statistics, machine learning, etc.
 - The computational pattern is amenable to <u>hardware acceleration</u> with <u>parallelization</u>






Lab1: Code Snippets

- The baseline method uses three loops (Row, Col, Product)
 - Before each Product Loop, the associated res[i][j] is set to zero

```
#include "matrixmul.h"

void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])

{
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
        // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
        res[i][j] += a[i][k] * b[k][j];
        }
    }
}</pre>
```




@ Case: No pragma

```
#include "matrixmul.h"

void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])

{
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
        // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
          res[i][j] += a[i][k] * b[k][j];
        }
    }
}</pre>
```




@ Case: Pipelining Product Loop

Pipelining inner loops should lead to Loop Flattening of outer loops

Product Loop is NOT flattened into Row Col loop

Product Loop cannot achieve II = 1



Issue 1. I/O-restricted Flattening


- Before each **Product Loop**, the associated res[i][j] is set to zero
- Since **res** is a <u>top-level</u> function argument → RTL-level I/O behavior
 - Not an internal operation

```
#include "matrixmul.h"

void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])

{

// Iterate over the rows of the A matrix
Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
    Col: for(int i = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
            res[i][j] += a[i][k] * b[k][j];
        }
    }
}</pre>
```



Prevents the Product loop from being flattened into the Row_Col loop

→ It costs a clock cycle to move between loops in the loop hierarchy

Issue 2. Carried Dependency


- Dependency between different iterations of the same loop
 - e.g., k=1 and k=2
- RAW (Read After Write) Dependency
 - The 2nd read cannot occur until the 1st write has finished

```
#include "matrixmul.h"
void matrixmul(
     mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
     mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
      result_t res[MAT_A_ROWS][MAT_B_COLS])
 // Iterate over the rows of the A matrix
  Row: for(int i = 0; i < MAT A ROWS; i++) {
      // Iterate over the columns of the B matrix
      Col: for(int j = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0: k < MAT B ROWS; k++) {
            res[i][j] += a[i][k] * b[k][j];
```

```
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Product'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul' (Loop: Product): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
  between 'store' operation ('res addr write ln60', matrixmul.cpp:60) of variable 'add ln60', matrixmul.cpp:60 on array 'res' and 'load' operation ('res load', matrixmul.cpp:60) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
       II = 1 (fail)
                                                                 Write
                                Read
                                                                                                  Write
       II = 2 (success)
                                Read
                                                                 Write
                                                                                                   Read
                                                                                                                                    Write
```


@ Case: Pipelining Col Loop

- Pipelining outer loops should lead to Loop Unrolling of inner loops
 - Product Loop is unrolled
 - Product Row_Col cannot achieve II = 1




Issue. Resource Limitations on Arrays

- There are three read operations on arrays a and b
 - Unrolling Product loop leads to 3x parallelism




@ Case: Pipelining Col Loop and RESHAPE

- Reshaping arrays a and b allows one wide array (port) to be created
 - Product Row_Col can achieve II = 1



interrace					
Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	- 1	ap_ctrl_hs	matrixmul	return value
ap_rst	in	1	ap_ctrl_hs	matrixmul	return value
ap_start	in	1	ap_ctrl_hs	matrixmul	return value
ap_done	out	1	ap_ctrl_hs	matrixmul	return value
ap_idle	out	1	ap_ctrl_hs	matrixmul	return value
ap_ready	out	1	ap_ctrl_hs	matrixmul	return value
a_address0	out	4	ap_memory	a	array
a_ce0	out	1	ap_memory	a	array
a_q0	in	8	ap_memory	a	array
a_address1	out	4	ap_memory	a	array
a ce1	out	1	ap memory	a	array
a_q1	in	8	ap_memory	a	array
b_address0	out	4	ap_memory	b	array
b_ce0	out	1	ap_memory	b	array
b_q0	in	8	ap_memory	b	array
b_address1	out	4	ap_memory	b	array
b_ce1	out	1	ap_memory	b	array
b_q1	in	8	ap_memory	b	array
res_address0	out	4	ap_memory	res	array
res_ce0	out	1	ap_memory	res	array
res_we0	out	1	ap_memory	res	array
res_d0	out	16	ap_memory	res	array




ARRAY RESHAPE Methods

ARRAY_RESHAPE: Creates a new array with fewer elements (1/N) but with greater bit-width (N times)

array A

• $3x8b \rightarrow 24b$ in this case





24b

24b

Comparison of ARRAY_RESHAPE Methods

- While BLOCK method is not often used, it can achieve the same performance as the COMPLETE method (II = 1)
 - Carefully choose the block factor






COMPLETE method

Matrix_size = 16 → Need 8x bandwidth using dual-port BRAM


Explanation with Roofline Model

- Increasing the block factor is equivalent to adjusting the slope
 - The slope in the roofline model represents the <u>HW bandwidth</u>



@ Case: Pipelining the Function

- Pipelining a function causes all loops unrolled
- Outperform @ Case: Pipelining Col Loop and RESHAPE (II=1) at the cost of much higher HW costs (DSP 9x, FF 19x, LUT 3.02x)
 - Only 2x speedup -> not a good design trade-off




Jtilization Estimates						
■ Summary						
Name	BRAM_18K	DSP48E	FF	LUT	URAM	
DSP	-	18	-	-	-	
Expression	-	0	0	364	-	
FIFO	-	-	-	-	-	
Instance	-	-	-	-	-	
Memory	-	-	-	-	-	
Multiplexer	-	-	-	201	-	✓ ● matrix % HLS
Register	-	-	343	-	-	• a
Total	0	18	343	565	0	% HL9 ● b
Available	4320	6840	2364480	1182240	960	% HLS
Available SLR	1440	2280	788160	394080	320	• res
Utilization (%)	0	~0	~0	~0	0	√ ∰″ Ro\ √ ∰″ (
Utilization SLR (%)	0	~0	~0	~0	0	V = ₹

Cannot Apply FIFO

- In a FIFO interface, the values must be accessed sequentially
- The code currently enforces a certain order of reads and writes.
 - The optimization directives are inadequate





array A

00	01	02	
10	11	12	
20	21	22	

Vivado HLS Console

INFO: [HLS 200-10] Starting code transformations ...

INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 955.961 ; gain = 861.863

INFO: [HLS 200-10] Checking synthesizability ...

ERROR: [SYNCHK 200-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO

ERROR: [SYNCHK 200-91] as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations.


INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).

ERROR: [HLS 200-70] Synthesizability check failed.

Re-writing the code is required

Lab2: C-Code Optimized for I/O Accesses

- The modified code caches arrays if necessary
 - Store temporary data for <u>future reuse</u>



@ Case: FIFO Interface with Pipeline Rewind


- Apply pipeline to Col loop to unsure that the cache read and Product loop are paralleled
 - Compared with @ Case: Pipelining Col Loop and RESHAPE (II=1), the HW costs increase (FF 6.8x, LUT 2.46x)



Product

Questions

- In @ Case: Pipelining Col Loop, why are the costs of FF and LUT higher than those of @ Case: Pipelining Col Loop and RESHAPE?
 - Need FF and LUT to store the temporary data (like cache)
- In @ Case: FIFO Interface with Pipeline Rewind, why do we have to cache a row of A array, but the whole B array?
 - It depends on the loop order (row-major → column-major)



```
□ Summary

  Clock Target Estimated Uncertainty
  ap_clk 13.33 ns 7.566 ns 1.67 ns
 □ Summary
  Latency (cycles) Latency (absolute) Interval (cycles)
   min max min max min max Type
           11 0.147 us 0.147 us 11 11 none
   m Instance
               Latency (cycles)
    Loop Name min max Iteration Latency achieved target Trip Count Pipelined
Utilization Estimates

□ Summary

     Name
                BRAM 18K DSP48E
DSP
Expression
FIFO
Memory
Multiplexer
Total
```

```
#pragma HLS PIPELINE rewind

// Do the inner product of a row of A and col of B
tmp=0:

// Cache each row (so it's only read once per function)
if (j == 0)
    Cache_Row: for(int k = 0; k < MAT_A_ROWS; k++)
    a_row[k] = a[i][k];

// Cacne all cols (so tney are only read once per function)
if (i == 0)
    Cache_Col: for(int k = 0; k < MAT_B_ROWS; k++)
    b_copy[k][j] = b[k][j];

Product: for(int k = 0; k < MAT_B_ROWS; k++) {
    tmp += a_row[k] * b_copy[k][j];
}
res[i][j] = tmp;
}
}
</pre>
```

Thanks for Listening