AAHLS Final Report

**The Hardware Acceleration of**

**Monocular Visual Odometry**


Team Members: 張惇宥 朱怡蓁 許家維

Advisor: Prof. 賴瑾

* Introduction

Odometry is the device that estimates the change in position over time by using the data from the motion sensor. Instead of depending on the motion sensor, visual odometry (VO) determines the position and orientation by analyzing sequential camera images. According to different camera settings, VO can be categorized as Monocular VO using a single camera and Stereo VO using dual cameras. This technique has been widely used in a variety of robotic applications, and whether the odometry can provide reliable data in real-time is an important factor that may affect the success of the overall system.

In this project, we focus on Monocular VO, and our target is to use high-level synthesis to port the visual odometry algorithm to the FPGA platform, hoping to effectively shorten the computing time and enhance the frame rate of the system.



⮉ **Fig. 1.** **An Example of Visual Odometry.**


* Monocular Visual Odometry Algorithm

1. **Input:** Input image sequence.
2. **Feature Detection:** Filter input image with 5 x 5 Blob, Corner, and Sobel masks and employ non-maximum-suppression on the filtered images to obtain feature candidates, the illustration is shown in the following figure.



⮉ **Fig. 2.** **The process of finding feature candidates.**


1. **Feature Matching:** Adopt local search and circular match methods to eliminate sporadic outliers, thereby reducing unnecessary computations. Fig. 3 illustrates the circular match method diagrammatically.





⮉ **Fig. 3.** **The illustration of the circular match method.**

1. **Bucket Strategy**: Use the bucket strategy, which is illustrated in Fig. 4, to reduce the number of features and make the features distributed in the image domain more evenly.



⮉ **Fig. 4.** **The illustration of the bucketing strategy:**

The entire image space is split into several buckets of the same size,

and the maximum number of features of each bucket is limited.

1. **Compute the essential matrix**: Use the 8-point algorithm with RANSAC to compute the essential matrix
2. **Output:** Estimate ***R*** and ***t*** using the essential matrix obtained in the previous step.

* Source Code

Our project is based on LIBVISO2 (Library for Visual Odometry 2) [1], a cross-platform C++ library with MATLAB wrappers.


* Dataset

Our project use Karlsruhe Dataset: Stereo Video Sequences + rough GPS Poses [2] to implement visual odometry.

* Profiling

In order to better elaborate the overall architecture of this project, we used “gprof” to explore the function hierarchy and estimate the runtime of each function, as shown in Fig. 5.

With Fig. 5, it is not hard to observe that the main function calls a total of four sub-functions during runtime, namely myMatching, myComputeFeature, myRemoveOuliers and updateMotion. Among them, myMatching takes the most computing time, accounting for 95% of the total runtime, while updateMotion is the least, only taking 0.8%. Considering that updateMotion is obviously not a bottleneck in computing time and is the last stage of the execution, we decided to keep it running on the CPU, and port the other three onto the FPGA platform.




**⮉ Fig. 5. Function hierarchy and runtime estimation.**


* **1st Kernel: Compute Feature**

**Kernel Design**

Data is arranged into bucket in compute feature kernel rather than matching kernel to lower the burden of the latter kernel. In this way, we can strike a great balance between different kernels. Originally, we plan to use *#pragma DATAFLOW* to design compute feature kernel because it contains data rearrangement instead of lots of computation, as shown in Fig. 6. However, it is not the bottleneck and we encounter some memory issue. Thus, we just modify the C++ code to be synthesizable as shown in Fig. 7.



**⮉ Fig. 6. Arranging data in compute feature.**



**⮉ Fig. 7. Implemented C++ code.**

**Future Work**

The memory access is not efficient in current design. There is no burst access, and there is also no parallelism, either. If the matching kernel becomes faster, compute feature kernel will become bottleneck. Thus, we plan to use window buffer to balance both the performance and memory usage. As illustrated in Fig. 8, if we implement with both window and line buffer, data can be further fully reused.



**⮉ Fig. 8. Data reuse in compute feature.**

* **2nd Kernel: Matching**

**Kernel Design**

1. **Data-level parallelism**

We decide to unroll the loop to accelerate the process of finding matching. At first, we just use HLS command: #pragma unroll as shown in Fig. 9, while it didn’t work. We thought that it’s because *d* is a data array in structure *origin*, and the tool cannot directly recognize it. We have no choice but to implement a brute-force adder tree. Finally, it reaches pipeline with II = 1.

****

**⮉ Fig. 9. Data-level parallelism in matching.**

1. **Data buffer and fetch strategies**


Assume we don’t buffer any feature point, and the size of each feature point is 48 bytes with 16 bytes coordinate and class and 32 bytes of characteristics. There are 20000 feature points in each frame, and 1500 points are searched in average on previous frame for each point. We can calculate **DRAM traffic of each frame** as follows:

There is an int32 port to access data from DRAM. We can calculate **time to access data** as follows:

Assume that there is a buffer, so each data is only accessed once. The **DRAM traffic of each frame** is:

And the **time** it takes **to access data** is lowered to:

In this way, we cut down on the time to access data by **1462.5x**. Therefore, we design a buffer that can contains 7 columns of bins as shown in Fig. 10. Besides, the bins in each column are aggregated to flatten a loop in finding match.




**⮉ Fig. 10. Data buffer in matching kernel.**

We try to analyze this problem by roofline model. Fig. 11 shows the different configuration of performance and bandwidth. We assume the peak performance of matching kernel, which is depended on the FPGA resource, is 300 GOps/sec. The peak off-chip global memory total bandwidth is 256 Gbyte/sec. However, the peak performance and the peak bandwidth decrease to 9.6 GOps/sec and 1.2 Gbyte/sec, respectfully. This is because the resource and bandwidth are not fully-utilized.

Fig. 11 also shows the two different kinds of kernel design. The first one is there is no any on-chip buffer, so there is no data reuse in this kernel. The **operational intensity** of this kernel is:

The second one it there are many data buffer as shown in Fig. 10. The data can be fully reuse. The **operational intensity** of this kernel is:

By the analysis of roofline model, we can conclude the buffering strategy we use now is too aggressive (over-design). In current design (both resource and bandwidth are under-utilized), operational intensity is enough if it is larger than 6 Ops/byte. Even we modify our design to fully-utilized resource and bandwidth in the future. The operational intensity is still enough because it is large than 1.17 Ops/byte.



**⮉ Fig. 11. Roofline analysis of matching kernel.**


Fig. 12 shows the fetching strategies for data buffer. Here we use *#pragma PIPELINE II=1* explicitly in for loop to enable burst transfer.




**⮉ Fig. 12. Fetching strategies in matching kernel.**

1. **Reduce BRAM usage**

We use lots of data buffer to reduce time to access data from DRAM repeatedly, and it will use up BRAM resource. To solve this issue, we use *#pragma HLS bind\_storage* to map some data buffers to Ultra Ram as illustrated in Fig. 13. Finally, we lower the BRAM usage to 433 as shown in Fig. 14.



**⮉ Fig. 13. The use of Ultra Ram.**




**⮉ Fig. 14. Synthesis report for matching.**

**Future Work**

1. **Data-level parallelism in finding match**

First of all, we can unroll the find match loop to increase the number of parallelisms. At the same time, set *#pragma HLS* *ARRAY\_RESHAPE* on m\_buffer to get parallelism.




**⮉ Fig. 15. Future work for data-level parallelism.**

1. **Data buffer and fetching strategies**

In the previous discussion, we assume there are only one int32 port. If we use multiple port and leverage automatic port width resizing, the HBM bandwidth can be fully utilized. For example, the total bandwidth of 8 ports of int32 (auto resize to 512 bits) is:

It almost reaches total HBM bandwidth (). In this way, we can make great use of HBM.




**⮉ Fig. 16. HBM example [3].**

* **3rd Kernel: Remove Outliers**

**Kernel Design**

Here we implement Delaunay Triangulation to remove outliers. Delaunay Triangulation is an algorithm with point coordinates as inputs and a series of triangles as outputs. We adopt the sweep circle algorithm [4] with *O(NlogN)* complexity. First of all, it finds the first triangle with the centroid *O* inside. Then it iterates all the points in the order of distance to *O*. In the process, the projection of next point hits the frontiers and a new triangle is formulated as shown in Fig. 17 (a). After that, walking to the left side starts Fig. 17 (b), walking on the left follower site Fig. 17 (c), end of walking Fig. 17 (d).





**⮉ Fig. 17. Delaunay Triangulation.**

After finishing Delaunay Triangulation, we can use triangles with previous and current points to calculate support value. In each triangle, we can calculate the movement vector as shown in red arrows in Fig. 18. Any two movement vectors for each triangle is subtracted and then compared with the threshold. If the value is small enough, which means points are reliable, its support value is added by one. Finally, the outliers are eliminated with low support value.



**⮉ Fig. 18. Method of removing outliers.**


Because this kernel is not bottleneck, only storage optimization is performed here. During Delaunay Triangulation, lots of memory are used to buffer edges, triangles, and neighbors. We implement C++ union here to reuse data array. For example, one float is 4 bytes and can be transformed into two int16. Besides, we change all the doubles into floats without performance loss. Finally, the BRAM usage is lowered by **12%**.

**⮉ Fig. 19. Data reuse and kernel resource utilization.**


**Future Work**

In the Delaunay Triangulation, we found that it takes long time for sorting all the points in the distance to centroids. We can implement odd even transposition sort, which is a parallel sorting method as shown in Fig. 20 to accelerate sorting process.



**⮉ Fig. 20. Odd even transposition sort.**


Delaunay Triangulation finds one triangle then find next. The only way we can perform parallelism is divide and conquer. By dividing all the points into different zones, we can do Delaunay Triangulation simultaneously as shown in Fig. 21.



**⮉ Fig. 21. Parallel Delaunay Triangulation [5].**

* **System Architecture**

We make use of OpenCL events in our design. As illustrated in Fig. 22, there are double buffers between two continuous kernels. At first, data for an image is moved from host to global memory. The first kernel performs computing features and outputs results to current buffer. Both current and previous features are used in matching kernel. Once the matching is finished, move the current features to previous one. After that, remove outliers and transfer the result to host. Because the process of updating motions is fast, this step is performed on CPU after getting the p\_match data.




**⮉ Fig. 22. System Architecture.**

We take Xilinx tutorial as reference to implement double buffer. With double buffers, three pipeline kernels can be fully utilized. The pseudo code for OpenCL double buffer is shown in Fig. 23. If the buffer is already in used, it needs to wait until event finishes, when we perform motion updating at the same time. List of events for this work is shown in Fig. 24.



**⮉ Fig. 23. Pseudo code for OpenCL double buffer [6].**




**⮉ Fig. 24. List of events.**


* **Performance Evaluation**

The timeline trace is shown in Fig. 25. We can find that three kernels are well-balanced with almost same execution time. In Fig. 26, the final camera positions are printed to check the correctness. Besides, kernel execution time is measured. The processing rate is calculated as follows:

Compared to intel i7 CPU with 0.59 frame/second, this work accelerates by **4.4x**.



**⮉ Fig. 25. Timeline trace.**



**⮉ Fig. 26. Kernel time analysis.**

* **Conclusion**

Visual odometry is suitable for HLS optimization and experiments with lots of computation. However, this work is such a big project. Although there is opensource C++ code, we, three people, still make lots of efforts to first understand the algorithm, clean the code (many class object even with inheritance), and final perform HLS space exploration. During these three weeks, we learn how to implement HLS, shorten the kernel development process, and use OpenCL APIs.

* **Reference**

[1] Repo: https://www.cvlibs.net/software/libviso/

[2] Dataset: https://www.cvlibs.net/datasets/karlsruhe\_sequences/

[3] Xilinx Documentation: <https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Automatic-Port-Width-Resizing>

[4] Ahmad Biniaz et al., “A faster circle-sweep Delaunay triangulation algorithm,” Advances in Engineering Software, Pages 1-13, Volume 43, Issue 1, 2012.

[5] S.H.Lo, “Parallel Delaunay triangulation—Application to two dimensions,” Finite Elements in Analysis and Design, Volume 62, Pages 37-48, 2012.

[6] Xilinx Tutorial: <https://github.com/Xilinx/Vitis_Accel_Examples/blob/master/host/overlap/src/host.cpp>