#instructions (assumed to be single-cycle)																														Number of instructions by ty	ype and
oer operation Operations ↓ Types ➡	i8 u8	i16			4, AVX		M f32	f6.4	i8	uΩ i1			132 in		f32 f6	iA i8	118 i1		arm64 N		1164	f32 f64	i8	uΩ	16 1116	interse		i64 116	4 f32	platform f64 Instructions	
ARITH	10 UO	110	uio	132	usz	104 uc	132	104	10	uo II	6 u16	132	u32 IC	04 U04	132 10	14 10	uo II	6 016	132 (132 104	u04	132 104	10	uo	io uic	132	usz	104 UO	4 132	ARITH	
dd	1 1	1	1_	1	1	1 1	1	1	1	1 .	1 1	1	1	1 1	1	1 1	1 .	1	1	1 1	1_	1 1	1	1	1 1	1	1	1 1	1	1 add	
ub	1 1	1	1	1	1	1 1	1	1	1	1 .	1 1	1	1 .	1 1	1		1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1		1 sub	
airwise add		1	1	1	1	9	1	1	0	9 4	1	0	0	9 0		1	1	1	1	1 1	1	1 1	0		9 0		0	9 9		9 pairwise add	
airwise sub	0 0	1	1	1	1		1	1	9								0 0	0		0 0		0 0	9							9 pairwise sub	
aturated add	1 1	1	1	0				_	1	1 .	1 1	1	1			1	1 .	1	1	1 1	1	9 9	1	1	1 1	•				saturated_add	
aturated_sub	1 1	1	1						1	4 4	1 1	1	1			1	4 .	1	1	1 1	1		1	1	1 1	9				saturated_add	
	2 1	2	1	2	2	2 2			1	1 1	1 1	1	1	9 9		1	1 1	1	1	1 1	1		1	1	1 1	3	3	9 9		_	
verage	2 1	2	1	2	2	2 2			1	1	1 1	1		8 8		- 1				1 1	-		2	1	2 1	2	2	8 8		average	
hift left/right by constant bits	2 2	1	1	1	1	1 1		-	2	2 2	2 2	2	2 :	2 2		1	1 1	1	1	1 1	1		2	2	2 2	2	2	2 2	_	shift left/right by constant bi	its
it-shift-right-var (independent lanes)	9 9	9	9	1	1	9 1			1	1 '	1 1	1	1 '	1 1		2	2 2	2	2	2 2	2		9	9	9 9	2	2	9 2		bit-shift-right-var	
it-shift-left-var (independent lanes)	9 9	9	9	1	1	1 1			1	1 '	1 1	1	1	1 1		1	1 1	1	1	1 1	1		9	9	9 9	1	1	1 1		bit-shift-left-var	
bs	1	1		1		9	1	1	3		3	3		3	1	1 1			1	1		1 1	3		3	3		9	1	1 abs	
egate	2	2		2		2	1	1	2	2	2	2	- 1	2	1	1 1			1	1		1 1	2		2	2		2	1	1 neg	
in/max	1 1	1	1	1	1	2 3	1	1	1	1 1	1 1	1	1	1 1	1	1 1	1 '	1	1	1 1	1	1 1	1	1	1 1	1	1	2 3	1		
ul_truncate (x86 mullo)	9 9	1	1	1	1	9 9			1	1 1	1 1	1	1 .	1 1		1	1 1	1	1	1 9	9		9	9	1 1	1	1	9 9		mul_truncate	
ul_even (PPC mule)	9 9	9	9	1	1				1	1 1	1 1	1	1			2	2 2	2	2	2			9	9	9 9	2	2			mul_even	
nul_fp							1	1							1	1						1 1							1	1 mul_fp	
uladd_fp (3 variants with +/-)							1	1							1	1						1 1							1	1 muladd_fp (all 4 variants wi	ith +/-)
v_fp							1	1							1	1						1 1							1	1 div_fp	
ciprocal_approx							1	9							1	1						1 1							1	9 reciprocal_approx	
ırt							1	1							1	1						1 1							1	1 sqrt	
cip_sqrt_approx							1	9							1							1 1							1	9 recip_sqrt_approx	
or							1	1							1							1 1							1	1 floor	
eil							1	1							1							1 1								1 ceil	
und							_	1							1							1 1								1 round	
unu																														Tourid	
OMPARE																														COMPARE	
OMPARE	4					4				4						.				4		4		_	4			4		COMPARE	
ompare LT/GT	1 3	1	3	1	3	1 3	1	1	1	1 .	1 1	1	1	1 1	1	1	1 .	1	1	1 1	1	1 1	1	3	1 3	1	3	1 3	1	1 compare LT/GT	
ompare LE/GE	2 2	2	2	2	2	2 2	1	1	1	1 '	1 1	1	1	1 1	1	1 1	1 '	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2	1	1 compare LE/GE	
ompare ==	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1 1	1 '	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 compare ==	
ompare !=	2 2	2	2	2	2	2 2	2 1	1	2	2 2	2 2	2	2	2 2	2	2 1	1 1	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2	2	2 compare !=	
ompare entire register to 0	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1 3	3 3	3	3	3 3	3	3 3	3	3	3 3	3	3	3 3	3	3 compare entire register to 0)
OGICAL																														LOGICAL	
nd	1 1	1	1	1	1	1 1	1	1	1	1 1	1 1	1	1	1 1	1	1 1	1 1	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 and	
nd(not a, b)	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1 1	1 '	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 and(not a, b)	
	1 1	1	1	1	1	1 1	1	1	1	1 .	1 1	1	1	1 1	1	1 1	1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 or	
or	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1 1	1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 xor	
itwise NOT	2 2	2	2	2	2	2 2	2	2	2	2 1	2 2	2	2 .	2 2	2	1	1 .	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2	2	2 bitwise NOT	
novmskb (concat high bit of each byte)	1 1	2	2	1	1	1 1	1	1	2	2 4	2	2	2	2 2	2			-	-		-	E E	-		<i>E E</i>		_	E E		5 movmskb	
iovinskb (concat night bit of each byte)				1				1	3	3 () S	3	S ,	S S	S .	5 5	5 ;) 5	5	5 5	5	5 5	3	5	5 5	5	5	5 5	5	HIOVITISKD	
OAD/STORE									L														-							LOADIOTORE	
									Note	e: may b	e big-en	dian																		LOAD/STORE	
pad_aligned	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1 '	1 1	1	1 1	1 1	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 load_all_aligned	
ad_unaligned	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1 1	1 '	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 load_all_unaligned	
ad_64_unaligned	1 1	1	1	1	1	1 1	1	1	2	2 2	2 2	2	2 :	2 2	2	2 1	1 1	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2	2	2 load_lower_half	
ad1_and_broadcast	2 2	2	2	2	2	2 2	1	1	2	2 2	2 2	2	2	1 1	1	1 1	1 1	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2		1 load1_and_broadcast	
tore_aligned	1 1	1	1	1	1	1 1	1	1	1	1 1	1 1	1	1	1 1	1	1 1	1 1	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 store_all_aligned	
tore_unaligned	1 1	1	1	1	1	1 1	1	1	1	1 1	1 1	1	1 :	1 1	1	1 1	1 1	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 store_all_unaligned	
tore64_unaligned	1 1	1	1	1	1	1 1	1	1	2	2 2	2 2	2	2	2 2	2	2 1	1 1	1	1	1 1	1	1 1	2	2	2 2	2	2	2 2	2	2 store64_unaligned_lo	
tore_32	3 3	3	3	1	1	1 1	1	1	1	1 1	1 1	1	1 '	1 1	1	1 1	1 1	1	1	1 1	1	1 1	3	3	3 3	1	1	1 1	1	1 store_lowest_aligned	
ream (non-temporal write)	9 9	9	9	1	1	1 1	1	1	1	1 1	1 1	1	1	1 1	1	1 1	1 1	1	1	1 1	1	1 1	9	9	9 9	1	1	1 1	1	1 stream (non-temporal write))
WIZZLE																														SWIZZLE	
hift128 left/right by constant bytes	1 1	1	1	1	1	1 1			1	1 .	1 1	1	1	1 1		1	1 .	1	1	1 1	1		1	1	1 1	1	1	1 1		shift128 left/right by constar	nt bytes
hift 2x128 bit right in byte increments	1 1	1	1	1	1	1 1	1	1	1	1 .	1 1	1	1	1 1	1	1 1	1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 Shift 2x128 bit right in byte	
roadcast any lane	0 0			1	1	1 4	4	1	0	9		1	1	1 1	1	1 1	1 .	1	1	1 1	1	1 1	0	0	9 0	1	1	1 4	1	1 broadcast any lane	
	1 1	4	4	4	1	1	4	4	4	1	1 4	4	1	1 4	4		1	4	4	1 4	4	1 1	4	1	1 4	4	4	1 1	1		>1F +=
6-byte shuffle (var indices, >127 to zero)	1 1	1	1			1 1	1				1	T		1 1				1	T	1 1	T				1 1			1 1		1 16-byte shuffle (var indices,	, >15 to zero
huffle1032, 0321, 2103	1 1	1	1	1	1	1 1	1	1	1	1 .	1 1	1	1	1 1	1	1	1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 Shuffle1032, 0321, 2103	
terleave/zip = unpack		1	1			1 1	1			1	1			1 1				1	T	1 1	T				1 1			1 1		1 Merge/zip = unpack	-41
lendV with full bit mask, not just MSB	1 1	1	1	1	1	1 1	1	1	1	1 '	1 1	1	1	1 1	1	1	1 '	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1 BlendV with full bit mask, no	ot just MSB
																							1								
ONVERSION																														CONVERSION	
kpand to 2x width (u8->u16, f32->f64)	1 1	1	1	1	1		1		1	2	1 2	1	2		1	1	1 1	1	1	1		1	1	2	1 2	1	2		1	Expand to 2x width (u8->u1	
educing to half width (e.g. u16->u8)		1	1	_	1	9 9		1			1 1	1	1 '			1			1			1			1 1	1	1	9 9		1 Reducing to half width (e.g.	
onvert integer -> same size real				1	9	9 9						1	1 '	1 1				1	1	1 1	1					1	9	9 9		Convert integer -> same siz	ze real
onvert real -> same size integer							1	9							1	1						1 1							1	9 Convert real -> same size in	nteger
ktract lane 0 to reg/aligned mem	1 1	1	1_	1_	1	1 1	1	1	1	1 .	1 1	1_	1	1 1	1	1 1	1 '	1	1	1 1	1_	1 1	1	1	1 1	1	1	1 1	1	1 Extract lane 0 to reg/aligned	
sert reg/aligned mem into lane 0	1 1	1	1	1	1	1 1	1	1	1	1 .	1 1	1	1	1 1	1		1 .	1	1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	Insert reg/aligned mem into	
																							1							CRYPTO/HASH	
DVDTO/HASH					1								1							1							1				
					1								1							1							1			SHA1	
HA1					1								1							1							1			SHA256	
HA1 HA256										1							1							1						AES	
HA1 HA256 ES	1		1		1	1	_			3	3		3	3			1	1		1	1			3	3		3	3		CRC32C	
HA1 HA256 ES RC32C	1													1									1							CLMUL	
RYPTO/HASH HA1 HA256 ES RC32C LMUL						1										_														CLMUL	
HA1 HA256 ES RC32C LMUL						1																									
HA1 HA256 ES RC32C LMUL						1																								slow/emulate:	
HA1 HA256 ES RC32C		1				1					1 3						2	2													