

Application Acceleration with High-Level Synthesis

LabC DSP

石思宇 110061422

邱崇喆 108061173

Overview:

The DSP Library implements a discrete Fourier transform using an FFT algorithm for acceleration on AMD Xilinx FPGAs, and it provides a fully synthesizable PL-based SSR FFT as well as a 2-dimensional FFT version.

This library currently supports two data types, fixed point and floating point complex inputs for synthesis.

Define the parameters in FFT structure:

FFT structure is defined as follows:

```
struct ssr_fft_fix_params:ssr_fft_default_params
{
    static const int N = 1024;
    static const int R = 4;
    static const scaling_mode_enum scaling_mode = SSR_FFT_NO_SCALING;
    static const fft_output_order_enum output_data_order = SSR_FFT_NATURAL;
    static const int twiddle_table_word_length = 18;
    static const int twiddle_table_integer_part_length = 2;
    static const transform_direction_enum transform_direction = FORWARD_TRANSFORM;
    static const butterfly_rnd_mode_enum butterfly_rnd_mode = TRN;
};
```

fig.1 FFT structure

In reference to the information in

https://xilinx.github.io/Vitis_Libraries/dsp/2019.2/user_guide/L1.html:

- N is the size of transform
- R is the number of samples to be processed in parallel SSR Factor and radix of FFT algorithm used
- scaling_mode: The scaling mode as enumeration type (SSR FFT has three different scaling modes)
- output_data_order: Which will decide if data will be in natural order or digit reversed transposed order

- `twiddle_table_word_length`: Defines total number of bits to be used for storing twiddle table factors
- `twiddle_table_integer_part_length`: The number of integer bits used for storing integer part of twiddles
- `transform_direction` : Defines the direction of transform, inverse transform (SSR IFFT) or forward transform (SSR FFT)
- `butterfly_rnd_mode` : Defines the rounding mode used by butterflies in SSR FFT stages

Data types:

As mentioned earlier, currently the FFT supports fixed point and floating point complex input for synthesis, where fixed point data type should be declared as `std::complex<ap_fixed<>>` for both synthesis and simulation. While one can use floating point types **`std::complex<float>`** and **`std::complex<double>`** for simulation, they are not synthesizable because they might lead to additional resources — more DSP blocks. Instead, we can use **`complex_wrapper<float>`** for wrapping complex float data and synthesis.

Type	Synthesis	Simulation
<code>std::complex <ap_fixed <>></code>	YES	YES
<code>std::complex<float></code>	NO	YES
<code>std::complex<double></code>	NO	YES
<code>complex_wrapper<double></code>	NO	YES
<code>complex_wrapper<float></code>	YES	YES

fig.2 table indicating which data types are synthesizable, extracted from https://xilinx.github.io/Vitis_Libraries/dsp/2019.2/user_guide/L1.html:

1D fixed point FFT with impulse test data:

Test program & test data (The red segment creates impulse data):

```

1 /*
2  * Copyright 2019 Xilinx, Inc.
3  *
4  * Licensed under the Apache License, Version 2.0 (the "License");
5  * you may not use this file except in compliance with the License.
6  * You may obtain a copy of the License at
7  *
8  * http://www.apache.org/licenses/LICENSE-2.0
9  *
10 * Unless required by applicable law or agreed to in writing, software
11 * distributed under the License is distributed on an "AS IS" BASIS,
12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 * See the License for the specific language governing permissions and
14 * limitations under the License.
15 */
16 //===== End Lic =====
17
18 #include "top_module.hpp"
19 #include <iostream>
20 #define NUM_TEST 1
21
22 int main(int argc, char** argv) {
23     hls::stream<T_in> inData(SSR);
24     hls::stream<T_out> outData(SSR);
25     for (int r = 0; r < SSR; ++r) {
26         for (int t = 0; t < FFT_LEN / SSR; ++t) {
27             if (r == 0 && t == 0)
28                 inData[r].write(T_in(1));
29             else
30                 inData[r].write(T_in(0));
31         }
32     }
33     for (int t = 0; t < NUM_TEST; ++t) {
34         // Added Dummy loop iterations
35         // to make II measurable in cosin
36         fft_top(inData, outData);
37     }
38     int errs = 0;
39     for (int r = 0; r < SSR; ++r) {
40         for (int t = 0; t < FFT_LEN / SSR; ++t) {
41             T_out tmp = outData[r].read();
42             if (tmp.real() != 1 || tmp.imag() != 0) errs++;
43         }
44     }
45     if (errs != 0) std::cout << "ERROR IN CALCULATION!" << std::endl;
46     return errs;
47 }

```

How to run?

1. source /opt/Xilinx/Vitis/2022.1/settings64.sh
2. export
 DEVICE=/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm

3. modify the Makefile as the following:

```
184
185 # Alias to run, for legacy test script
186 check: run
187
188 CSIM ?= 1
189 CSYNTH ?= 1
190 COSIM ?= 1
191 VIVADO_SYN ?= 0
192 VIVADO_IMPL ?= 0
193 QOR_CHECK ?= 0
194
195 # at least RTL synthesis before check QoR
196 ifeq (1,$(QOR_CHECK))
197 ifeq (0,$(VIVADO_IMPL))
198 override VIVADO_SYN := 1
199 endif
200 endif
201
202 # need synthesis before cosim or vivado
203 ifeq (1,$(VIVADO_IMPL))
204 override CSYNTH := 1
205 endif
206
207 ifeq (1,$(VIVADO_SYN))
208 override CSYNTH := 1
209 endif
210
211 ifeq (1,$(COSIM))
212 override CSYNTH := 1
213 endif
214
```

4. make run

We'll can see the project have been created named proj_impulse_test.prj, inside which we can find the the reports generated by vitis_hls:

synthesis:

```

GNU nano 4.8                                csynth.rpt
== Synthesis Summary Report of 'fft_top'
=====
+ General Information:
* Date:      Fri Apr 14 15:12:28 2023
* Version:   2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:   prj_impulse_test.prj
* Solution:  solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device: xcu50-fsvh2104-2-e

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| Modules & Loops | Issue Type | Slack | Latency (cycles) | Latency (ns) | Iteration Latency | Interval | Trip Count | Pipelined |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| + fft_top | | | | | | | | | |
| + unnerFFT_16_4_0_0_0_0_0_0_complex_complex_complex_complex_ap_fixed_s* | | 1.26 | | | | | | | no |
| + castArrays2sStreaming_16_4_complex_complex_ap_fixed_16_2_5_3_0_s | | 1.26 | | | | | | | dataflow |
|   o CONVERT_ARRAY_TO_STREAM_LOOP | | 4.49 | 4 | 40.000 | | | | | no |
| + streamingDataCommutor_complex_ap_fixed_16_2_5_3_0_s | | 7.30 | 3 | 30.000 | | | | | yes |
|   o VITIS_LOOP_231_1 | | 4.89 | 12 | 120.000 | | 12 | | | no |
| + fftStage* | | 7.30 | 11 | 110.000 | | 3 | | 10 | yes |
|   + fftStageKernelS2S | | 1.26 | | | | | | | dataflow |
|     o L_BFLYs_LOOP | | 1.26 | | | | | | | no |
|     + twiddleFactorMulS2S_16_4_0_0_0_0_complex_complex_complex_ap_fixed_s | | 7.30 | | | | | | | yes |
| + streamingDataCommutor_complex_ap_fixed_19_5_5_3_0_s | | 4.49 | 4 | 40.000 | | | | | yes |
|   o VITIS_LOOP_231_1 | | 4.89 | 12 | 120.000 | | 12 | | | no |
| + fftStage_1* | | 7.30 | 11 | 110.000 | | 3 | | 10 | yes |
|   + fftStageKernelLastStageS2S | | 2.85 | | | | | | | dataflow |
|     o L_FFTs_LOOP | | 2.85 | | | | | | | no |
|     + convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_complex_s | | 7.30 | | | | | | | yes |
|     o VITIS_LOOP_222_1 | | 4.87 | 6 | 60.000 | | 6 | | | no |
| + digitReversedDataReOrder_16_4_ap_fixed_ap_fixed_21_7_5_3_0_s | | 7.30 | 4 | 40.000 | | 2 | | 4 | yes |
|   + cacheDataDR_16_4_ap_fixed_21_7_5_3_0_ap_fixed_21_7_5_3_0_s | | 4.01 | 12 | 120.000 | | 12 | | | no |
|     o cacheDataDR_L0OverLoop | | 4.15 | 4 | 40.000 | | 4 | | | no |
|     + writeBackCacheDataDR_16_4_ap_fixed_21_7_5_3_0_ap_fixed_21_7_5_3_0_s | | 7.30 | 3 | 30.000 | | 1 | | 4 | yes |
|       o writeBackCacheDataDR_L0OverLoop | | 4.01 | 5 | 50.000 | | 5 | | | no |
|       + writeBackCacheDataDR_L0OverLoop | | 7.30 | 4 | 40.000 | | 2 | | 4 | yes |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+

```

=====						
= Utilization Estimates						
=====						
* Summary:						
+-----+-----+-----+-----+-----+-----+-----+						
Name	BRAM_18K	DSP	FF	LUT	URAM	
+-----+-----+-----+-----+-----+-----+-----+						
DSP	—	—	—	—	—	—
Expression	—	—	0	4	—	—
FIFO	—	—	—	—	—	—
Instance	0	12	6897	8820	0	—
Memory	—	—	—	—	—	—
Multiplexer	—	—	—	86	—	—
Register	—	—	5	—	—	—
+-----+-----+-----+-----+-----+-----+-----+						
Total	0	12	6902	8910	0	—
+-----+-----+-----+-----+-----+-----+-----+						
Available SLR	1344	2976	871680	435840	320	—
+-----+-----+-----+-----+-----+-----+-----+						
Utilization SLR (%)	0	~0	~0	2	0	—
+-----+-----+-----+-----+-----+-----+-----+						
Available	2688	5952	1743360	871680	640	—
+-----+-----+-----+-----+-----+-----+-----+						
Utilization (%)	0	~0	~0	1	0	—
+-----+-----+-----+-----+-----+-----+-----+						

fig.3 csynth.rpt & fig.4 fft_top_csynth.rpt

c-sim:

```
fft_top_csim.log
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3 make[1]: Entering directory '/mnt/HLSNAS/03.bMxNEL/workspace/LAB_C/Vitis_Libraries/dsp/L1/tests/hw/1dfft/fft_top/impulse_test/prj_impulse_test.prj/solution1/csim/build'
4 Compiling ../../../../../../src/main.cpp in debug mode
5 Compiling ../../../../../../src/top_module.cpp in debug mode
6 Generating csim.exe
7 make[1]: Leaving directory '/mnt/HLSNAS/03.bMxNEL/workspace/LAB_C/Vitis_Libraries/dsp/L1/tests/hw/1dfft/fft_top/impulse_test/prj_impulse_test.prj/solution1/csim/build'
8 INFO: [SIM 1] CSim done with 0 errors.
9 INFO: [SIM 3] ***** CSIM finish *****
10
```

fig.5 c-simulation result

Note: There was nothing printed on the log file, which means the result was correct, because in main.cpp we added a “cout” to ensure the output of an impulse input is one:

```
#include "top_module.hpp"
#include <iostream>

#define NUM_TEST 1

int main(int argc, char** argv) {
    hls::stream<T_in> inData[SSR];
    hls::stream<T_out> outData[SSR];
    for (int r = 0; r < SSR; ++r) {
        for (int t = 0; t < FFT_LEN / SSR; ++t) {
            if (r == 0 && t == 0)
                inData[r].write(T_in(1));
            else
                inData[r].write(T_in(0));
        }
        for (int t = 0; t < NUM_TEST; ++t) {
            // Added Dummy loop iterations
            // to make II measurable in cosim
            fft_top(inData, outData);
        }
        int errs = 0;
        for (int r = 0; r < SSR; ++r) {
            for (int t = 0; t < FFT_LEN / SSR; ++t) {
                T_out tmp = outData[r].read();
                if (tmp.real() != 1 || tmp.imag() != 0) errs++;
            }
        }
        if (errs != 0) std::cout << "ERROR IN CALCULATION!" << std::endl;
        return errs;
    }
}
```

fig.6 testbench (main.cpp) modification

co-sim:

```
Report time      : Fri 14 Apr 2023 03:12:58 PM CST.
Solution         : solution1.
Simulation tool   : xsim.

+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| RTL   | Status | Latency(Clock Cycles) | Interval(Clock Cycles) | Total Execution Time |
|-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
|       |        | min | avg | max | min | avg | max | (Clock Cycles) |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| VHDL  | Pass  | NA  | NA  | NA  | NA  | NA  | NA  | NA              |
| Verilog |      | 40  | 40  | 40  | NA  | NA  | NA  | 40              |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+

## run all
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "545000"
$finish called at time : 605 ns : File "/mnt/HLSNAS/03.bMxNEL/workspace/LAB_C/Vitis_Libraries/dsp/L1/tests/hw/1dfft/fft_top/impulse_test/prj_impulse_test.prj/solution1/sim/verilog/fft_top.autotb.v" Line 596
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 14 15:12:57 2023...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1090] ** C/RTL co-simulation finished: PASS **
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If use
nts to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 21.16 seconds. CPU system time: 1.77 seconds. Elapsed time: 23.86 seconds; current alloc
memory: 12.336 MB.
```

fig.7 co-sim result

Multiple instances:

We can create multiple instance of SSR FFT by changing the second template integer parameter:

```
xf::dsp::fft::fft<fftParams,1><ssr_fft_fix_params>(...);  
xf::dsp::fft::fft<fftParams,2><ssr_fft_fix_params>(...);
```

The following showcase a simple code for creating one more instance to run FFT of constant one (or the inverse FFT of the previous result), by modifying the main.cpp and top_module :

```
22 #define NUM_TEST 1  
23  
24 int main(int argc, char** argv) {  
25     hls::stream<T_in> inData[SSR];  
26     hls::stream<T_out> outData[SSR];  
27     hls::stream<T_in> ConstOne[SSR];  
28     hls::stream<T_out> FFT_ConstOne[SSR];  
29  
30     for (int r = 0; r < SSR; ++r) {  
31         for (int t = 0; t < FFT_LEN / SSR; ++t) {  
32             ConstOne[r].write(T_in(1));  
33             if (r == 0 && t == 0)  
34                 inData[r].write(T_in(1));  
35             else  
36                 inData[r].write(T_in(0));  
37         }  
38     }  
39  
40  
41     for (int t = 0; t < NUM_TEST; ++t) {  
42         // Added Dummy loop iterations  
43         // to make II measurable in cosim  
44         fft_top(inData, outData, ConstOne, FFT_ConstOne);  
45     }  
46     int errs = 0;  
47     for (int r = 0; r < SSR; ++r) {  
48         for (int t = 0; t < FFT_LEN / SSR; ++t) {  
49             T_out tmp = outData[r].read();  
50             if (tmp.real() != 1 || tmp.imag() != 0) errs++;  
51         }  
52     }  
53  
54     if (errs != 0) std::cout << "ERROR IN CALCULATION!" << std::endl;  
55  
56     bool err_flag = false;  
57     for (int r = 0; r < SSR; ++r) {  
58         for (int t = 0; t < FFT_LEN / SSR; ++t) {  
59             T_out tmp = FFT_ConstOne[r].read();  
60             int tmp_real=tmp.real();  
61             if (r == 0 && t == 0){  
62                 if (tmp_real == 0){  
63                     err_flag = true;  
64                 }  
65             }  
66             else if (tmp_real != 0){  
67                 err_flag = true;  
68             }  
69         }  
70     }  
71  
72     if (err_flag) std::cout << "ERROR IN CALCULATION !!" << std::endl;  
73  
74     return errs;  
75 }  
76
```

fig.8 modified version of tb for testing multiple instance

Define IID_NEW for new instance:

```

27 // Define FFT Size and Super Sample Rate
28 #define FFT_LEN 16
29 #define SSR 4
30
31 #define IN_WL 16
32 #define IN_IL 2
33 #define TW_WL 16
34 #define TW_IL 2
35 #define IID 0
36 #define IID_NEW 1

```

```

18 // ----- End C/C++ -----
19 #include "top_module.hpp"
20 #include "data_path.hpp"
21 void fft_top(hls::stream<T_in> p_inData[SSR], hls::stream<T_out> p_outData[SSR], hls::stream<T_in> ConstOne[SSR], hls::stream<T_out> FFT_ConstOne[SSR]) {
22     xf::dsp::fft::fft<fftParams, IID>(p_inData, p_outData);
23     xf::dsp::fft::fft<fftParams, IID_NEW>(ConstOne, FFT_ConstOne);
24 }
25

```

fig.9 modification of top function — add an instance

we can see every resource in utilization estimates of the top function were nearly doubled, because we instantiated another one.

```

=====
= Utilization Estimates
=====
* Summary:

```

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	—	—	—	—	—
Expression	—	—	0	10	—
FIFO	—	—	—	—	—
Instance	0	28	13806	18224	0
Memory	—	—	—	—	—
Multiplexer	—	—	—	158	—
Register	—	—	8	—	—
Total	0	28	13814	18392	0
Available SLR	1344	2976	871680	435840	320
Utilization SLR (%)	0	~0	1	4	0
Available	2688	5952	1743360	871680	640
Utilization (%)	0	~0	~0	2	0

```

=====

```

fig.9 utilization estimates of creating two instances

and the c-sim and co-sim were also successfully run:

```
2INFO: [SIM 2] ***** CSIM start *****
3INFO: [SIM 4] CSIM will launch GCC as the compiler.
4make[1]: Entering directory '/mnt/HLSNAS/03.bMXnEL/workspace/LAB_C/Vitis_Libraries/dsp/L1/tests/hw/1dfft/fixd/impulse_test/prj_impulse_test.prj/solution1/csim/build'
5Compiling ../../../../../../src/main.cpp in debug mode
6Generating csim.exe
7make[1]: Leaving directory '/mnt/HLSNAS/03.bMXnEL/workspace/LAB_C/Vitis_Libraries/dsp/L1/tests/hw/1dfft/fixd/impulse_test/prj_impulse_test.prj/solution1/csim/build'
7INFO: [SIM 1] CSim done with 0 errors.
8INFO: [SIM 3] ***** CSIM finish *****
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003

```

fig.10 successful c-sim & co-sim of creating two instances

=====

1D float point FFT with test data in /L1/tests/common_float/verif/:

The test data input file used in this experiment is `fftStimulusIn_L4096.verif`, and the golden output file used for verification is `fftGoldenOut_L4096.verif`:

1	4096
2	9.20659596040256644756
3	12.92746544283520648833
4	5.93800120776925144384
5	-2.86931512498761431829
6	9.91246943611761288651
7	-2.66690187629595776286
8	-17.63462151916279907482
9	-19.95775095737172577515
10	-31.32222132136553938153
11	-3.08521101278948517432
12	-7.79760667271630225628
13	-5.79936656748928491822
14	7.56072172358180694118
15	-7.09100249994199849368
16	-24.50207072565649468743
17	-1.76773374266216953821
18	2.1152263081379555861
19	-3.00672079096654876196
20	26.42191696659537214487
21	-8.13999728384190035513
22	-0.81171396629295222702
23	-40.51150184918373753362
24	0.33088126730945377485
25	16.97813990267743378126
26	17.96349704351164788818
27	-9.87015850993069676633
28	-12.27577156099332356121
29	-14.76402930727036988401
30	1.63618061082179176803
31	-39.62788907700632456496
32	-1.25620416166366173750

fig.11 a snippet of test data in fftStimulusIn L4096.verif

synthesis summary:

== Synthesis Summary Report of 'fft_top'

General Information:

Date:

Sat Apr 15 14:31:35 2023

Version:

2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)

Project:

prj_ssr_fft_reg_test_r16_l4096.prj

Solution:

solution1 (Vivado IP Flow Target)

Product family:

virtexplus

Target device:

xcu50-fsvh2104-2-e

Performance & Resource Estimates:

Modules & Loops	Issue Type	Slack	Latency (cycles)			Latency (ns)			Iteration			Trip			BRAM	DSP	FF	LUT
fft_top	Timing	-0.55	-	-	-	-	-	-	-	-	-	-	-	-	152 (5K)	3666 (61K)	625039 (36K)	253774 (40K)
interfft*	Timing	-0.55	-	-	-	-	-	-	-	-	-	-	-	-	152 (5K)	3666 (61K)	625034 (36K)	253460 (40K)
+ castStream2Streaming_800_16_complex_wrapper_float_float_s		-	0.00	256	664.800	-	256	-	-	256	-	-	-	-	-	-	11 (-0K)	215 (-0K)
+ DOWNSAMPLE_30_STREAM_10P		-	2.41	255	641.500	-	255	-	11	11	256	-	-	-	-	-	-	-
+ wrap_complex_wrapper_float_s*		-	0.00	751	2.478e+01	-	751	-	-	-	-	-	-	-	-	-	14742 (1K)	13820 (1K)
+ streamingdatacombinator_complex_wrapper_float_3		-	0.00	293	966.900	-	293	-	-	293	-	-	-	-	-	-	10623 (-0K)	5680 (-0K)
+ Vitis_LOOP_10_1		-	2.41	292	963.600	-	292	-	0	0	288	-	-	-	-	-	-	-
+ streamingdatacombinator_complex_wrapper_float_3		-	0.00	743	2.452e+01	-	743	-	-	-	-	-	-	-	-	-	10620 (-0K)	5704 (-0K)
+ Vitis_LOOP_20_1		-	2.41	742	2.460e+01	-	742	-	0	0	736	-	-	-	-	-	-	-
+ FFTStage*	Timing	-0.55	-	-	-	-	-	-	-	-	-	-	-	-	152 (5K)	3666 (61K)	590897 (34K)	316059 (18K)
+ L_1016_10P	Timing	-0.51	-	-	-	-	-	-	-	-	-	-	-	-	60 (2K)	1306 (21K)	185050 (10K)	185490 (12K)
+ calculatefftly		-	2.41	-	-	-	-	-	790	0	-	-	-	-	-	-	-	-
+ twiddlefactor64IS		-	0.00	640	198.000	-	640	-	-	0	-	-	-	-	-	-	1054 (17K)	150423 (9K)
+ twiddlefactor64IS		-	0.00	140	46.2000	-	140	-	-	0	-	-	-	-	-	-	252 (4K)	27003 (1K)
+ streamingdatacombinator_complex_wrapper_float_5		-	0.00	743	2.452e+01	-	743	-	-	-	-	-	-	-	-	-	10620 (-0K)	5704 (-0K)
+ Vitis_LOOP_20_1		-	2.41	742	2.460e+01	-	742	-	0	0	736	-	-	-	-	-	-	-
+ FFTStage_1*	Timing	-0.55	-	-	-	-	-	-	-	-	-	-	-	-	92 (3K)	2360 (19K)	301035 (22K)	221403 (23K)
+ FFTStageReverseIS_1	Timing	-0.55	-	-	-	-	-	-	-	-	-	-	-	-	60 (2K)	1306 (21K)	185793 (10K)	185494 (12K)
+ L_1016_10P		-	2.41	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
+ L_1016_10P		-	2.41	-	-	-	-	-	790	0	-	-	-	-	-	-	-	-
+ calculatefftly_3		-	0.00	640	198.000	-	640	-	-	0	-	-	-	-	-	-	1054 (17K)	150423 (9K)
+ twiddlefactor64IS		-	0.00	140	46.2000	-	140	-	-	0	-	-	-	-	-	-	252 (4K)	27003 (1K)
+ streamingdatacombinator_complex_wrapper_float_3		-	0.00	293	966.900	-	293	-	-	293	-	-	-	-	-	-	10622 (-0K)	5671 (-0K)
+ Vitis_LOOP_20_1		-	2.41	292	963.600	-	292	-	0	0	288	-	-	-	-	-	-	-
+ FFTStage_3*	Timing	-0.51	-	-	-	-	-	-	-	-	-	-	-	-	32 (1K)	1054 (17K)	185236 (10K)	108046 (12K)
+ FFTStageReverseISStageIS	Timing	-0.51	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1054 (17K)	161732 (9K)
+ L_1016_10P		-	2.41	-	-	-	-	-	640	0	-	-	-	-	-	-	-	-
+ calculatefftly_3		-	0.00	640	198.000	-	640	-	-	0	-	-	-	-	-	-	1054 (17K)	150423 (9K)
+ convertIntegerStreamtoIntegerScale		-	0.00	256	651.400	-	256	-	-	256	-	-	-	-	-	-	13 (-0K)	233 (-0K)
+ Vitis_LOOP_20_1		-	2.41	256	648.800	-	256	-	0	0	256	-	-	-	-	-	-	-
+ digitizevernaldataorder_800_16_float_float_s		-	0.00	522	1.723e+01	-	522	-	-	522	-	-	-	-	-	-	17104 (-0K)	15896 (1K)
+ cacheData0_800_16_float_float_s		-	0.00	259	654.700	-	259	-	-	259	-	-	-	-	-	-	6874 (-0K)	7050 (-0K)
+ cacheData0_16over16up		-	2.41	258	651.400	-	258	-	0	0	256	-	-	-	-	-	-	-
+ writebackCacheData0_800_16_float_float_s		-	0.00	288	659.000	-	288	-	-	288	-	-	-	-	-	-	10223 (-0K)	7329 (-0K)
+ writebackCacheData0_16over16up		-	2.41	259	654.700	-	259	-	0	0	256	-	-	-	-	-	-	-

c-sim:

247

248 s-p=====s-p

249 OVERL ALL Simulation was SUCCESSFULL Done with L=4096 R=16

250 SNR Double precision Model : 301.133 dbs

251 SNR Single Precision Model : 137.771 dbs

252 e-p=====e-p

253

254 INFO: [SIM 1] CSim done with 0 errors.

255 INFO: [SIM 3] ***** CSIM finish *****

256

co-sim:

Report time : Sat 15 Apr 2023 02:37:14 PM CST.

Solution : solution1.

Simulation tool : xsim.

RTL	Status	Latency(Clock Cycles)			Interval(Clock Cycles)			Total Execution Time (Clock Cycles)
		min	avg	max	min	avg	max	
VHDL	NA	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	2497	2497	2497	NA	NA	NA	2497

2D fixed point FFT with impulse test data:

test program and test data:

```
30
31 int main(int argc, char** argv) {
32     // 2d input matrix
33     T_elemType l_inMat[k_fftKernelSize][k_fftKernelSize];
34     T_outType l_outMat[k_fftKernelSize][k_fftKernelSize];
35     T_outType l_data2d_golden[k_fftKernelSize][k_fftKernelSize];
36
37     // init input matrix with complex impulse
38     for (int r = 0; r < k_fftKernelSize; ++r) {
39         for (int c = 0; c < k_fftKernelSize; ++c) {
40             if (r == 0 && c == 0)
41                 l_inMat[r][c] = T_compleFloat(1, 1);
42             else
43                 l_inMat[r][c] = T_compleFloat(0, 0);
44         }
45     }
46     // Wide Stream for reading and streaming a 2-d matrix
47     MemWideIFStreamTypeIn l_matToStream("matrixToStreaming");
48     MemWideIFStreamTypeOut fftOutputStream("fftOutputStream");
49     // Pass same data stream multiple times to measure the II correctly
50     for (int runs = 0; runs < 5; ++runs) {
51         stream2DMatrix<k_fftKernelSize, k_fftKernelSize, k_memWidth, T_elemType, MemWideIFTypeIn>(l_inMat,
52                                                                                                     l_matToStream);
53         top_fft2d(l_matToStream, fftOutputStream);
54
55         printMatStream<k_fftKernelSize, k_fftKernelSize, k_memWidth, MemWideIFTypeOut>(<
56             fftOutputStream, "2D FFT Output Natural Order...");
57         streamToMatrix<k_fftKernelSize, k_fftKernelSize, k_memWidth, T_outType>(fftOutputStream, l_outMat);
58     } // runs loop
59
60     T_outType golden_result = T_elemType(1, 1);
61     for (int r = 0; r < k_fftKernelSize; ++r) {
62         for (int c = 0; c < k_fftKernelSize; ++c) {
63             if (golden_result != l_outMat[r][c]) return 1;
64         }
65     }
66
67     std::cout << "===== " << std::endl;
68     std::cout << "-----Impulse test Passed Successfully." << std::endl;
69     std::cout << "===== " << std::endl;
70     return 0;
71 }
72 #endif
73
```

C:\Users\USER\AppData\Local\Temp\Mxt221\RemoteFiles\6721 UNIX C/C++ 73 lines Row #1 Col #1

Similar FFT structure definition for 2D FFT can be found in top_2d_fft_test.hpp:

```
46 struct FFTParams : ssr_fft_default_params {
47     static const int N = k_fftKernelSize;
48     static const int R = k_fftKernelRadix;
49     static const scaling_mode_enum scaling_mode = SSR_FFT_NO_SCALING;
50
51     static const transform_direction_enum transform_direction = FORWARD_TRANSFORM;
52 };
53
```

synthesis:

```
=====
-- Synthesis Summary Report of 'top_fft2d'
=====

+ General Information:

* Date:      Mon Apr 17 02:25:48 2023
* Version:   2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:   prj_2dfft_impulse_test2.prj
* Solution:  solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device: xcu50-fsvh2104-2-e

=====
```

Module & Range	Issue Type	Slack	Latency (cycles)	Latency (ns)	Iteration	Interval	Trip Count	Pipelined	RAM	DP	FF	LUT	IOB
+ top_fft2d													
+ FFT2dProc2													
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.001	-	-	-	-	-	not	-	-	132 (100)	90005 (500)	93255 (1000)
+ VTD1_LOOP_0[0, 0]	-	0.001	-	-	-	-	-	dataflow	-	-	112 (100)	90000 (500)	93199 (1000)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.181	961	319.400	-	-	961	not	-	-	-	84 (-000)	506 (-000)
+ VTD1_LOOP_0[0, 0]	-	1.231	961	319.400	121	-	81	not	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.231	31	9.400	11	-	41	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.231	41	13.100	21	-	51	yes	-	-	-	-	-
+ shiftRegister_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	56 (-000)	33327 (100)	33575 (100)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.001	321	100.400	-	-	321	not	-	-	-	450 (-000)	147 (-000)
+ DRR1_SHIFTREG_LOOP	-	1.231	321	100.500	41	-	51	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	56 (-000)	33327 (100)	33575 (100)
+ shiftRegisterConverter_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.231	321	100.400	-	-	321	not	-	-	-	451 (-000)	400 (-000)
+ shiftRegisterConverter_0[0]	-	1.231	321	100.500	21	-	51	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	18 (-000)	13341 (-000)	13589 (100)
+ shiftRegisterConverter_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.231	321	100.400	-	-	321	not	-	-	-	451 (-000)	400 (-000)
+ shiftRegisterConverter_0[0]	-	1.231	321	100.500	21	-	51	yes	-	-	-	-	-
+ FFT2dProc2_0[0]	-	0.001	-	-	-	-	-	not	-	-	-	10010 (-000)	11072 (100)
+ FFT2dProc2_0[0]	-	1.231	-	-	-	-	-	not	-	-	-	-	-
+ FFT2dProc2_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	18 (-000)	10370 (-000)	11330 (100)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.101	41	13.100	-	-	41	not	-	-	-	5 (-000)	62 (-000)
+ VTD1_LOOP_0[0, 0]	-	1.231	41	9.400	11	-	41	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.401	141	39.400	-	-	141	not	-	-	-	70 (-000)	134 (-000)
+ VTD1_LOOP_0[0, 0]	-	1.231	141	39.400	21	-	51	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.001	-	-	-	-	-	dataflow	-	-	18 (-000)	10370 (-000)	10370 (100)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.001	41	13.100	-	-	41	not	-	-	-	5 (-000)	68 (-000)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	1.231	41	9.400	11	-	41	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.401	121	39.400	-	-	121	not	-	-	-	1806 (-000)	307 (-000)
+ VTD1_LOOP_0[0, 0]	-	1.231	121	39.400	41	-	51	yes	-	-	-	-	-
+ FFT2dProc2_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	18 (-000)	7572 (-000)	8070 (100)
+ FFT2dProc2_0[0]	-	0.001	-	-	-	-	-	not	-	-	-	1025 (-000)	1100 (-000)
+ VTD1_LOOP_0[0]	-	1.231	-	-	-	-	-	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.101	41	9.400	-	-	41	not	-	-	-	1332 (-000)	1002 (-000)
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.401	121	39.400	-	-	121	not	-	-	-	1804 (-000)	307 (-000)
+ VTD1_LOOP_0[0]	-	1.231	121	39.400	41	-	51	yes	-	-	-	-	-
+ FFT2dProc2_0[0]	-	0.001	-	-	-	-	-	dataflow	-	-	-	2001 (-000)	8055 (-000)
+ FFT2dProc2_0[0]	-	0.251	-	-	-	-	-	not	-	-	-	491 (-000)	1045 (-000)
+ VTD1_LOOP_0[0]	-	1.231	-	-	-	-	-	yes	-	-	-	-	-
+ transformBlockSubtractor_0[0, 0, 0, 0, 0, 0, 0, 0]	-	0.001	41	13.100	-	-	41	not	-	-	-	5 (-000)	107 (-000)

c-sim:

```
=====
242
243
244
245 =====
246 2D FFT Output Natural Order...
247 Stream Size :32
248 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
249 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
250 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
251 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
252 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
253 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
254 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
255 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
256 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
257 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
258 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
259 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
260 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
261 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
262 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
263 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
264 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
265 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
266 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
267 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
268 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
269 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
270 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
271 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
272 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
273 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
274 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
275 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
276 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
277 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
278 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
279 (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1), (1,1)
280
281 =====
282
283
284 -----Impulse test Passed Successfully.
285
286 INFO: [SIM 1] CSim done with 0 errors.
287 INFO: [SIM 3] ***** CSIM finish *****
288
```

co-sim:

Report time	: Mon 17 Apr 2023 02:27:10 AM CST.									
Solution	: solution1.									
Simulation tool	: xsim.									
RTL	Status	Latency(Clock Cycles)			Interval(Clock Cycles)			Total Execution Time (Clock Cycles)		
		min	avg	max	min	avg	max			
VHDL	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	1470	1470	1470	1471	1471	1471	7354		

2D float point FFT with test data in

~/LAB_C/Vitis_Libraries/dsp/L1/tests/common_2dfft/2dFFTVerificationData/

The test data input file used in this experiment is fft2DStimulusIn_L256.verif, and the golden output file used for verification is fft2DGoldenOut_L256.verif:

```
1 256
2 0.13495389793197751227
3 -0.06406211656053811820
4 0.17622033855159391358
5 0.34712859840742421591
6 -0.64534976269170163388
7 0.74866804101593042997
8 1.00000000000000000000
9 -0.06146610742496064206
10 0.46772932549568185800
11 -0.65622790258932495178
12 -0.08903002169072719851
13 -0.65833159228754312142
14 -0.5225560628116507456
15 -0.44263471171097534818
16 -0.04976702465150872889
17 0.53144878195202394089
18 0.69318843359757431610
19 0.52544431495266175070
20 -0.57574563742951245793
21 -0.21034345833465675768
22 -0.05028152629100325621
23 0.40781838856447949482
24 0.39053009979088842973
25 0.67057669642186612524
26 0.38800927215363972822
27 0.36909247552335028297
28 -0.30190495517227572408
29 0.22676939551259081562
30 -0.05711416075249285684
31 0.23491045635489121723
32 -0.14717234329839321005
33 0.32152924811687993989
34 0.13495389793197751227
35 -0.06406211656053811820
36 0.17622033855159391358
37 0.34712859840742421591
38 -0.64534976269170163388
```

fig.12 a snippet of test data in fft2DStimulusIn_L256.verif

test program (red segment part loads the input file):

```
27 int main(int argc, char** argv) {
28     // 2d input matrix
29     T_elemType l_inMat[k_fftKernelSize][k_fftKernelSize];
30     T_outType l_outMat[k_fftKernelSize][k_fftKernelSize];
31     T_outType l_data2d_golden[k_fftKernelSize][k_fftKernelSize];
32
33     // File Paths for stimulus files
34     std::string root_path = "";
35     std::string inputStimulusDataVerifFileName;
36     std::stringstream strStream;
37     // Log Stream for writing output messages
38     std::ofstream logStreamBB;
39     std::string blockBoxFilename = root_path + "2d_fft_verification_log.log";
40     logStreamBB.open(blockBoxFilename.c_str(), std::fstream::out);
41
42     strStream << root_path << "fft2DStimulusIn_L" << k_fftKernelSize * k_fftKernelSize << ".verif";
43     inputStimulusDataVerifFileName = strStream.str();
44     std::cout << "The Stimulus file and constructed path: " << inputStimulusDataVerifFileName << "\n";
45
46     std::stringstream strStream1;
47     std::string goldenOutputDataVerifFileName;
48     strStream1 << root_path << "fft2DGoldenOut_L" << k_fftKernelSize * k_fftKernelSize << ".verif";
49     goldenOutputDataVerifFileName = strStream1.str();
50
51     // Data Arrays to read stimulus data from file
52     T_complexFloat* l_fileDataa = new T_complexFloat[k_fftKernelSize * k_fftKernelSize];
53
54     // readComplexArrayFromFile<T_innerFloat>(logStreamBB, "din_file", inputStimulusDataVerifFileName, &l_inMat[0][0],
55     // k_fftKernelSize*k_fftKernelSize);
56     readComplexArrayFromFile<T_innerFloat>(logStreamBB, "din_file", inputStimulusDataVerifFileName, l_fileDataa,
57     k_fftKernelSize * k_fftKernelSize);
58
59     // init input matrix with stimuli, this loop will also take care of casting if types doesnt match
60     int k = 0;
61     for (int r = 0; r < k_fftKernelSize; ++r) {
62         for (int c = 0; c < k_fftKernelSize; ++c) {
63             l_inMat[r][c] = l_fileDataa[k];
64             k++;
65         }
66     }
67     delete l_fileDataa;
68
69     // Wide Stream for reading and streaming a 2-d matrix
70     MemWideIFStreamTypeIn l_matToStream("matrixToStreaming");
71     MemWideIFStreamTypeOut fftOutputStream("fftOutputStream");
72     // Pass same data stream multiple times to measure the II correctly
73     for (int runs = 0; runs < 5; ++runs) {
74         stream2DMatrix<k_fftKernelSize, k_fftKernelSize, k_memWidth, T_elemType, MemWideIFTypeIn>(l_inMat,
75         l_matToStream);
76         top_fft2d(l_matToStream, fftOutputStream);
77
78         // printMatStream<k_fftKernelSize, k_fftKernelSize, k_memWidth>(fftOutputStream, "2D FFT Output Natural
79         // Order...");
80         streamToMatrix<k_fftKernelSize, k_fftKernelSize, k_memWidth, T_elemType, MemWideIFTypeOut>(fftOutputStream,
81         l_outMat);
82
83     } // runs loop
84     l_fileDataa = new T_complexFloat[k_fftKernelSize * k_fftKernelSize];
85     k = 0;
86     for (int r = 0; r < k_fftKernelSize; ++r) {
87         for (int c = 0; c < k_fftKernelSize; ++c) {
88             l_fileDataa[k] = l_outMat[r][c];
89             k++;
90         }
91     }
92     std::ofstream logStream;
93     VerificationResults verif_res_cpp_float_vs_octave;
94     verif_res_cpp_float_vs_octave = verifyArrayOutput_with_snr<T_innerFloat>(
95     logStream, "Golden Output", goldenOutputDataVerifFileName, l_fileDataa, 10, 5,
96     k_fftKernelSize * k_fftKernelSize); // error given in %
97
98     std::cout << "=====" << std::endl;
99     std::cout << verif_res_cpp_float_vs_octave << std::endl;
100     std::cout << "=====" << std::endl;
101     return verif_res_cpp_float_vs_octave.m_statusFlag;
102 }
103 #endif
```


co-sim:

```
Report time      : Mon 17 Apr 2023 03:42:45 AM CST.
Solution         : solution1.
Simulation tool   : xsim.
```

RTL	Status	Latency(Clock Cycles)			Interval(Clock Cycles)			Total Execution Time (Clock Cycles)
		min	avg	max	min	avg	max	
VHDL	NA	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	2342	3743	4094	591	1905	2344	11714

L2 of SSR FFT

As the L3 function for DSP library hasn't been included in the project, our principal goal in the second part is to identify L2 modules, use the kernel's appropriate sources to build XCLBIN file to run 1) software emulation, 2) hardware emulation, and 3) build and test on hardware. The kernel for this experiment will be SSR FFT. For this part, we will only cover the openCL kernel as instructed. Following the instruction instruction from the readme file in the library, the files which will be needed to run the OpenCL kernel application project can be found inside the directory "test" under L2.

Just like L1, SSR FFT's L2 consists of 1D and 2D FFT, each in their turn consists of fixed point and floating point data type. Due to their similarity when implementing and constant error from the platform for floating point, we've decided to work only on 1D's fixed point.

Create and Run the project

1. Open Vitis IDE
2. Select create application project, in Platform windows, choose u50 acceleration card.
3. Import the sources needed for both the kernel and the host, these files can be found in 1) L2/tests/hw/1dfft/fixed/host and kernel, 2) L2/include/hw/vitis_fft/fixed and 3) L1/include/hw/vitis_fft/fixed.
4. To run the emulations and Hardware test, do as follow for each build configuration:
 - a. build : 1- kernel, 2- hw_link, 3-host, 4-system.
 - b. run configuration with setting: **Xilinx**
xilinx_u50_gen3x16_xdma_5_202210_1 -xclbin
./binary_container_1.xclbin, with host trace and openCL trace checked.
 - c. Check run_summary.xrt to visualize and analyze the timeline-trace with Vitis Analyzer.

Host's main code snippet

The following figures show some important part of the host, in Fig 2.1, it shows the declaration and initialization of memory locations that will hold input and output data. Fig 2.2 shows the declaration and how the memory mapping between DDR and the

host's virtual memory is done, using OpenCL's buffer(type of memory object used to store data in the global memory space). Fig 2.3 shows the code line for data transfer between the kernel and global memory.

```
ap_uint<512>* inData = aligned_alloc<ap_uint<512>>(FFT_LEN * nffts / SSR);
ap_uint<512>* outData = aligned_alloc<ap_uint<512>>(FFT_LEN * nffts / SSR);
// impulse as input
for (int n = 0; n < nffts; ++n) {
    for (int t = 0; t < FFT_LEN / SSR; ++t) {
        if (t == 0)
            inData[n * FFT_LEN / SSR + t] = 1;
        else
            inData[n * FFT_LEN / SSR + t] = 0;
    }
}
std::cout << "Host buffer has been allocated and set.\n";
```

Fig 2.1.

```
cl::Kernel kernel(program, "fft1DKernel", &err);
logger.logCreateKernel(err);
std::cout << "Kernel has been created.\n";

cl_mem_ext_ptr_t mext_in, mext_out;
mext_in = {XCL_MEM_DDR_BANK0, inData, 0};
mext_out = {XCL_MEM_DDR_BANK0, outData, 0};

cl::Buffer in_buff;
in_buff = cl::Buffer(context, CL_MEM_EXT_PTR_XILINX | CL_MEM_USE_HOST_PTR | CL_MEM_READ_ONLY,
    (size_t)(sizeof(ap_uint<512>) * (FFT_LEN * nffts / SSR)), &mext_in);
cl::Buffer out_buff;
out_buff = cl::Buffer(context, CL_MEM_EXT_PTR_XILINX | CL_MEM_USE_HOST_PTR | CL_MEM_WRITE_ONLY,
    (size_t)(sizeof(ap_uint<512>) * (FFT_LEN * nffts / SSR)), &mext_out);
std::cout << "DDR buffers have been mapped/copy and mapped\n";
```

fig 2.2.

```
// write data to DDR
std::vector<cl::Memory> ib;
ib.push_back(in_buff);
q.enqueueMigrateMemObjects(ib, 0, nullptr, &write_events[0][0]);

// set args and enqueue kernel
int j = 0;
kernel.setArg(j++, in_buff);
kernel.setArg(j++, out_buff);
kernel.setArg(j++, nffts);
q.enqueueTask(kernel, &write_events[0], &kernel_events[0][0]);

// read data from DDR
std::vector<cl::Memory> ob;
ob.push_back(out_buff);
q.enqueueMigrateMemObjects(ob, CL_MIGRATE_MEM_OBJECT_HOST, &kernel_events[0], &read_events[0][0]);

// wait all to finish
q.flush();
q.finish();
gettimeofday(&end_time, 0);
```

Fig 2.3.

Software emulation

Allows us to test and debug on a host before developing on FPGA. Below, Fig 2.4 shows software emulation's profile summary while 2.5 and 2.6 show the timeline trace(write, kernel execution, read). The kernel takes 59807.200 ms to execute.




Fig 2.4




Fig 2.5.




Fig 2.6

Hardware Emulation

Because we were dealing with a large set of data 1024 points FFT, the hardware emulation took longer than the time we had in our hands. Fig 2.7 shows the console when executing hardware emulation.

```
Host buffer has been allocated and set.
Found Platform
Platform Name: Xilinx
Info: Context created
Info: Command queue created
Selected Device xilinx_u50_gen3x16_xdma_5_202210_1
INFO: Importing /mnt/HLSNAS/02.tobfLU/LabC/DSP_1dfft_system/Emulation-HW/binary_container_1.xclbin
Loading: '/mnt/HLSNAS/02.tobfLU/LabC/DSP_1dfft_system/Emulation-HW/binary_container_1.xclbin'
INFO: [HW-EMU 01] Hardware emulation runs simulation underneath. Using a large data set will result in long simulation times. It is reco
figuring dataflow mode with ert polling
scheduler config ert(1), dataflow(1), slots(16), cudma(0), cuisr(0), cdma(0), cus(1)
INFO: [HW-EMU 07-0] Please refer the path "/mnt/HLSNAS/02.tobfLU/LabC/DSP_1dfft/Emulation-HW/.run/29829/hw_em/device0/binary_0/behav_wav
Info: Program created
Info: Kernel created
Kernel has been created.
DDR buffers have been mapped/copy-and-mapped
INFO::[ Vitis-EM 22 ] [Time elapsed: 4 minute(s) 52 seconds, Emulation time: 0.889473 ms]
Data transfer between kernel(s) and global memory(s)
fft1DKernel_1:m_axi_gmem0-HBM[0]      RD = 20.000 KB      WR = 0.000 KB

INFO::[ Vitis-EM 22 ] [Time elapsed: 9 minute(s) 52 seconds, Emulation time: 1.64863 ms]
Data transfer between kernel(s) and global memory(s)
fft1DKernel_1:m_axi_gmem0-HBM[0]      RD = 20.000 KB      WR = 0.000 KB

INFO::[ Vitis-EM 22 ] [Time elapsed: 14 minute(s) 52 seconds, Emulation time: 2.46379 ms]
Data transfer between kernel(s) and global memory(s)
fft1DKernel_1:m_axi_gmem0-HBM[0]      RD = 20.000 KB      WR = 0.000 KB


INFO::[ Vitis-EM 22 ] [Time elapsed: 19 minute(s) 53 seconds, Emulation time: 3.75205 ms]
Data transfer between kernel(s) and global memory(s)
fft1DKernel_1:m_axi_gmem0-HBM[0]      RD = 20.000 KB      WR = 0.000 KB

INFO::[ Vitis-EM 22 ] [Time elapsed: 24 minute(s) 53 seconds, Emulation time: 5.09732 ms]
Data transfer between kernel(s) and global memory(s)
fft1DKernel_1:m_axi_gmem0-HBM[0]      RD = 20.000 KB      WR = 0.000 KB
```

Fig 2.7

Running fir_129t_sym, an L2 example:

test program & test data:



```
1 /*
2  * Copyright 2021 Xilinx, Inc.
3  * Licensed under the Apache License, Version 2.0 (the "License");
4  * you may not use this file except in compliance with the License.
5  * You may obtain a copy of the License at
6  *
7  * http://www.apache.org/licenses/LICENSE-2.0
8  *
9  * Unless required by applicable law or agreed to in writing, software
10 * distributed under the License is distributed on an "AS IS" BASIS,
11 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12 * See the License for the specific language governing permissions and
13 * limitations under the License.
14 */
15 #include "fir_graph.h"
16
17 simulation::platform<1,1> platform("data/input.txt", "data/output.txt");
18 FirKernel filter ;
19
20 connect<> net0(platform.src[0], filter.in);
21 connect<> net1(filter.out, platform.sink[0]);
22
23
24 int main(void) {
25     filter.init() ;
26     filter.run(4) ;
27     filter.end() ;
28     return 0 ;
29 }
30
```

```
13 * limitations under the License.
14 */
15 #pragma once
16
17 #include "system_settings.h"
18
19 using namespace adf;
20
21 class FirKernel: public graph
22 {
23 private:
24     // FIR coefficients
25     std::vector<int16> m_taps = std::vector<int16>{-1, -3, 3, -1, -3,
26         6, -1, -7, 9, -1, -12, 14, 1, -20, 19, 5, -31, 26, 12, -45, 32, 23, -63,
27         37, 40, -86, 40, 64, -113, 39, 96, -145, 33, 139, -180, 17, 195, -218, -9,
28         266, -258, -53, 357, -299, -118, 472, -339, -215, 620, -376, -360, 822,
29         -409, -585, 1118, -437, -973, 1625, -458, -1801, 2810, -470, -5012, 10783,
30         25067};
31
32     //FIR Graph class
33     xf::dsp::aie::fir::sr_sym::fir_sr_sym_graph<DATA_TYPE, COEFF_TYPE, FIR_LEN, SHIFT,
34     ROUND_MODE, WINDOW_SIZE> firGraph;
35
36 public:
37     port<input> in;
38     port<output> out;
39
40     // Constructor - with FIR graph class initialization
41     FirKernel():firGraph(m_taps) {
42         // Make connections
43         // Size of window in Bytes.
44         // Margin gets automatically added within the FIR graph class.
45         // Margin equals to FIR length rounded up to nearest multiple of 32 Bytes.
46         connect<>(in, firGraph.in[0]);
47         connect<>(firGraph.out[0], out);
48     };
49 };
50
```

Fir129Example makefile test.cpp output.txt fir_out_ref.txt input.txt ✖

```
1 7229 -3855
2 2842 1458
3 1283 6299
4 3949 1817
5 1995 -4131
6 -3609 -2483
7 -4781 1168
8 -3389 -70
9 -5057 -1440
10 -5503 2272
11 -1353 6176
12 -549 4837
13 -6153 1199
14 -8633 -831
15 -4777 -2808
16 -1412 -5943
17 605 -7172
18 2921 -4184
19 1243 725
20 -1892 3492
21 1828 3293
22 6812 2752
23 3384 2412
24 -1289 -62
25 1058 -3140
26 3517 -2380
27 960 790
28 -1671 1465
29 -1700 315
30 458 1131
31 4204 4127
32 5029 6558
33 1868 5119
34 1065 -551
35 2929 -4872
36 1429 -3909
37 -2323 -1804
38 -4123 -1553
```

include file:

fir_sr_sym.cpp
fir_sr_asym.cpp
widget_api_cast.cpp

L2:

fir_graph_utils.hpp
fir_sr_sym_graph.hpp
fir_sr_asym_graph.hpp
graph_utils.hpp

L1:


fir_common_traits.hpp
fir_params_default.hpp
fir_sr_asym_traits.hpp
fir_sr_asym_utils.hpp
fir_sr_asym.hpp
fir_sr_sym_traits.hpp
fir_sr_sym_utils.hpp
fir_sr_sym.hpp
fir_utils.hpp
widget_api_cast_traits.hpp
widget_api_cast_utils.hpp
widget_api_cast.hpp
kernel_api_utils.hpp
kernel_broadcast.hpp
kernel_coeff_reload.hpp

RUN AIE EMULATOR and compare the generated output file with reference output:


```
1 -1 0
2 -1 0
3 0 -1
4 -1 -1
5 -2 0
6 1 -1
7 0 -1
8 -2 1
9 2 -1
10 1 -2
11 -4 1
12 2 -2
13 2 -3
14 -5 3
15 2 -1
16 4 -4
17 -8 5
18 1 0
19 6 -6
20 -10 5
21 1 0
22 10 -9
23 -13 6
24 0 2
25 15 -12
26 -16 8
27 -2 5
28 21 -17
29 -20 9
30 -7 9
31 28 -21
32 -24 9
33 -13 14
34 38 -27
35 -27 9
36 -21 22
37 50 -34
38 -28 8
```

```
1 T 3536 ns
2 -1 0
3 T 3539200 ps
4 -1 0
5 T 3542400 ps
6 0 -1
7 T 3545600 ps
8 -1 -1
9 T 3548800 ps
10 -2 0
11 T 3552 ns
12 1 -1
13 T 3555200 ps
14 0 -1
15 T 3558400 ps
16 -2 1
17 T 3561600 ps
18 2 -1
19 T 3564800 ps
20 1 -2
21 T 3568 ns
22 -4 1
23 T 3571200 ps
24 2 -2
25 T 3574400 ps
26 2 -3
27 T 3577600 ps
28 -5 3
29 T 3580800 ps
30 2 -1
31 T 3584 ns
32 4 -4
33 T 3587200 ps
34 -8 5
35 T 3590400 ps
36 1 0
37 T 3593600 ps
38 6 -6
```


timeline trace:



graph:



aiengine array:



AIE reference documents:

1. https://www.xilinx.com/content/dam/xilinx/support/documents/sw_manuals/xilinx2022_2/ug1079-ai-engine-kernel-coding.pdf
2. https://xilinx.github.io/Vitis_Libraries/dsp/2021.1/user_guide/L2/3-using-examples.html

Lesson and observation:

During the lab experiment, we were facing lots of problems, such as understanding the file dependencies, and the functions provided in the program files. To find file dependency we had to investigate the run_hls.tcl and the makefile, and there are some needed modifications in the makefile in order to run vitis hls by "make run" command. These things took us plenty of time, but we definitely ended up learning a lot as expected from the professor.

The other part we took some time was the AIE example, since we had to figure out what is AIE and understand the source codes, also the required header files and their dependencies.

github link:

邱崇喆: https://github.com/ccontemplator/AAHLS_LAB_C

石思宇: https://github.com/freud96/AAHL_LABC_DSP