Introduction


在 Lab A 我是選 Chapter 7 Design Optimization,此章節是用 matrix multiplications 當作例子,透過不同的 directive 設定讓整體 performance 上升,在這個 Chapter 有兩個 lab,總共有 6 個 solutions 一步一步的優化整個電路。

Lab 1 Optimizing a Matrix Multiplier


- Experimental Steps
 - Step 1 Create and Open the Project
 - Step 2 Synthesize and Analyze the Design
 - 一開始直接跑 synthesis 從 console 那邊得出他自動優化了哪些步驟,

```
INFO: [H.S 200-10] Ohecking synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 462,598 MB.
INFO: [M.S 200-111] Finished Ohecking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 462,598 MB.
INFO: [MFOM 203-510] Pipelining losp 'col' (Design Optimization/Lab/matrixmul.kapi.59) in function 'matrixmul' automatically.
INFO: [MFOM 203-510] Pipelining all sub-loops inside loop 'col' (Design Optimization'Chab/matrixmul.kapi.59) in function 'matrixmul' tompletely with a factor of 2 miles of the seconds of the s
```


並得到合成完的 report




於是我透過以下 directive 的設定盡量還原到沒有優化過的樣子,



而下圖是合成完的 report



■ Step 3 Pipeline the Product Loop 以下是 sol2 的 directive



而他在合成時 console 出現以下資訊,

```
1.) Farinshed Checking Pragmas. Or user time. O seconds. CPU system time: O seconds. Elapsed time: 0.01 seconds; current allocated memory. 462.621 MB.

1] Finished Standard Transforms: CPU user time: O seconds. CPU system time: O seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.621 MB.

1] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: O seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.703 MB.

1] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: O seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.051 MB.


541] Flattening a loop nest 'Col' (Design_Optimization/labl/matrixmul.cpp:56:20) in function 'matrixmul':

541] Flattening a loop nest 'Now' (Design_Optimization/labl/matrixmul.cpp:56:17) in function 'matrixmul':


541] Flattening a loop nest 'Col' (Design_Optimization/labl/matrixmul.cpp:56:17) in function 'matrixmul':

1] Finished Architecture Synthesis: CPU user time: O.04 seconds. CPU system time: O seconds: current allocated memory: 484.051 MB.
```


於是我將 directive 稍微修改成和 tutorial 相同的情况,




下圖是 sol 2 的合成 report



■ Step 4 Pipeline the Col Loop 下圖是 sol 3 的 directive 設定




下圖是合成後的 report




■ Step 5 Reshape the Arrays


下圖是 sol 4 的 directive



下圖是合成後的 report



■ Step 6 Apply FIFO Interfaces 下圖是 sol 5 的 directive




但是在合成的時候有出現 Warning,如下圖

INFO: [RES_214-228] Applying array_reshape to 'D': Lompiete reshaping on dimension 1. (Design_optimization/labl/matrixmul.cppi52:0)
MexNIND: [RES_214-128] Implementing stream: may cause emismatch if read and write accesses are not sequential order on port 'a' (Design_optimization/labl/matrixmul.cppi52:0)
Resolution: For help on HS_214-124 see www.xilinx.com/cgi-bin/docs/rdoc1v=2022.]thhls=quidance;d=214-124.html
MARNIND: [RES_214-124] Implementing stream: may cause emismatch if read and write accesses are not sequential order on port 'b' (Design_optimization/labl/matrixmul.cpp;52:0)
Resolution: For help on HS_214-124 see www.xilinx.com/cgi-bin/docs/rdoc1v=2022.]thhls=quidance;d=214-124.html
MARNIND: [RES_214-124] Implementing stream: may cause emismatch if read and write accesses are not sequential order on port 'res' (Design_optimization/labl/matrixmul.cpp;52:0)
Resolution: For help on HS_214-124 see www.xilinx.com/cgi-bin/docs/rdoc1v=2022.]thhls=quidance;d=214-124.html
INFO: [RES_200-111] Rinished Compiling optimization and fransform CPU user time: 1.23 seconds; Usystem time: 0.24 seconds. Elapsed time: 2.3 seconds; current allocated memory: 465


得知無法用 fifo interface,需要修改 source code。

■ Step 7 Pipeline the Function


最後是 sol 6 的 directive




下圖是 sol 4 和 sol 6 的比較




- Lab 2 C Code Optimized for I/O Accesses
 - Step 1 Create and Open the Project 下圖是合成後的 report



下圖是 co-sim 的 report 和 waveform





Github link : https://github.com/sssh311318/HLS_LAB_A