# **ASoC Final Project Report**

## Introduction:

## ✓ Aes-128 encryption:


AES-128(Advanced Encryption Standard) is a symmetric encryption algorithm that encrypts data using a fixed-length key (128 bits).

AES-128 can be used to protect the privacy of sensitive data, ensuring


security during transmission and storage.

## **Catapult HLS:**

## ✓ Algorithm:



# Key expansion function:



Not only is the final output ciphertext verified, but the intermediate states between each round are also checked using the test value provided by NIST.

The key is generated by **GenRoundKey**. You can see that a state array is first declared to store the plaintext, and then the array is subjected to a series of operations such as **SubBytes**, **ShiftRows**, **MixColumns**, and **AddRoundKey** with keys. After repeating 10 times, the ciphertext is obtained.

```
void CCS_BLOCK(run)(ac_channel<ac_int<128,false>> &plaintext_in,
                    ac_channel<ac_int<128,false>> &key_in,
                    ac_channel<ac_int<128,false>> &ciphertext_out){
    _pt_in = plaintext_in.read();
   #pragma hls unroll ves
    or(int i=0;i<4;i++){
            state.arr[j][i] = _pt_in.slc<8>(120-(i*4+j)*8);
    key in = key in.read();
   #pragma hls_unroll yes
      r(int i = 0; i < 16; i++){
  roundkeys[i] = _key_in.slc<8>(120-i*8);
   AddRoundKey(state, roundkeys);
   ROUND: for(int r = 1; r < 10; r++){
       SubBytes(state);
       state = ShiftRows(state);
        GenRoundKey(roundkeys, roundkeys, r);
              ndKey(state, roundkeys);
```

```
state = ShiftRows(state);
GenRoundKey(roundkeys, roundkeys, 10);
AddRoundKey(state, roundkeys);

// output
#pragma hls_unroll yes
for(int i=0;i<4;i++){
    #pragma hls_unroll yes
    for(int j=0;j<4;j++){
        ac_int<8,false> t = state.arr[j][i];
        _ct_out.set_slc(120-(i*4+j)*8, t);
    }
}
ciphertext_out.write(_ct_out);
}
```

### ✓ SubBytes:

Substitute each byte according to the lookup table.

### ✓ ShiftRows:

The nth column of array shifts n bytes.

```
StateBlock ShiftRows(StateBlock state){
    StateBlock a;
    #pragma hls_unroll yes
    for(uint8_t i=0;i<4;i++){
        #pragma hls_unroll yes
        for(uint8_t j=0;j<4;j++){
            a.arr[i][j] = state.arr[i][(j+i)%4];
        }
    }
    return a;
}</pre>
```

### ✓ MixColumns:

We use the Galois Field table we provide to implement.

```
static const char CMDS[4][4] = {
     {2, 3, 1, 1}, {1, 2, 3, 1}, {1, 1, 2, 3}, {3, 1, 1, 2}};
```

```
tatic const unsigned char GF_MUL_TABLE[2][256] = {
                                                                                                                                                                 0x14, 0x17, 0x12, 0x11, 0x30, 0x33, 0x36, 0x35, 0x3c, 0x3f, 0x3a, 0x39, 0x28, 0x2b, 0x2e, 0x2d, 0x24, 0x27, 0x22, 0x21, 0x60, 0x63, 0x66, 0x65,
    {0x00, 0x02, 0x04, 0x06, 0x08, 0x0a, 0x0c, 0x0e, 0x10, 0x12, 0x14, 0x16,
                                                                                                                                                                  0x6c, 0x6f, 0x6a, 0x69, 0x78, 0x7b, 0x7e, 0x7d, 0x74, 0x77, 0x72, 0x71, 0x50, 0x53, 0x56, 0x55, 0x5c, 0x5f, 0x5a, 0x59, 0x48, 0x4b, 0x4e, 0x4d,
      0x48, 0x4a, 0x4c, 0x4e, 0x50, 0x52, 0x54, 0x56, 0x58, 0x5a, 0x5c, 0x5e, 0x60, 0x62, 0x64, 0x66, 0x68, 0x6a, 0x6c, 0x6e, 0x70, 0x72, 0x74, 0x76,
                                                                                                                                                                  0x44, 0x47, 0x42, 0x41, 0xc0, 0xc3, 0xc6, 0xc5, 0xcc, 0xcf, 0xca, 0xc9, 0xd8, 0xdb, 0xde, 0xdd, 0xd4, 0xd7, 0xd2, 0xd1, 0xf0, 0xf3, 0xf6, 0xf5,
     0x90, 0x92, 0x94, 0x96, 0x98, 0x9a, 0x9c, 0x9e, 0xae, 0xa2, 0xa4, 0xa6, 0xa8, 0xaa, 0xac, 0xae, 0xb0, 0xb2, 0xb4, 0xb6, 0xb8, 0xba, 0xba, 0xbc, 0xbe
                                                                                                                                                                 0xb4, 0xb7, 0xb2, 0xb1, 0x90, 0x93, 0x96, 0x95, 0x95, 0x96, 0x96, 0x98, 0x99, 0x98, 0x99, 0x98, 0x80, 0x84, 0x84, 0x87, 0x82, 0x81, 0x9b, 0x98, 0x94, 0x9e,
     0xd8, 0xda, 0xdc, 0xde, 0xe0, 0xe2, 0xe4, 0xe6, 0xe8, 0xea, 0xec, 0xee, 0xf0, 0xf2, 0xf4, 0xf6, 0xf8, 0xfa, 0xfc, 0xfe, 0xlb, 0x19, 0x1f, 0xld,
     0x13, 0x11, 0x17, 0x15, 0x0b, 0x09, 0x0f, 0x0d, 0x03, 0x01, 0x07, 0x05, 0x3b, 0x39, 0x3f, 0x3d, 0x33, 0x31, 0x37, 0x35, 0x2b, 0x29, 0x2f, 0x2d,
                                                                                                                                                                 0xab, 0xa8, 0xad, 0xae, 0xa7, 0xa4, 0xa1, 0xa2, 0xb3, 0xb0, 0xb5, 0xb6, 0xbf, 0xbc, 0xb9, 0xba, 0xfb, 0xf8, 0xfd, 0xfe, 0xf7, 0xf4, 0xf1, 0xf2,
     0x23, 0x21, 0x27, 0x25, 0x5b, 0x59, 0x5f, 0x5d, 0x53, 0x51, 0x57, 0x55, 0x4b, 0x49, 0x4f, 0x4d, 0x43, 0x41, 0x47, 0x45, 0x7b, 0x79, 0x7f, 0x7d,
                                                                                                                                                                 0xe3, 0xe0, 0xe5, 0xe6, 0xef, 0xec, 0xe9, 0xea, 0xcb, 0xc8, 0xcd, 0xce, 0xc7, 0xc4, 0xc1, 0xc2, 0xd3, 0xd0, 0xd5, 0xd6, 0xdf, 0xdc, 0xd9, 0xda,
     0x73, 0x71, 0x77, 0x75, 0x6b, 0x69, 0x6f, 0x6d, 0x63, 0x61, 0x61, 0x65, 0x65, 0x9b, 0x99, 0x9f, 0x9d, 0x93, 0x91, 0x97, 0x95, 0x8b, 0x89, 0x8f, 0x8d,
                                                                                                                                                                 0x5b, 0x58, 0x5d, 0x5e, 0x57, 0x54, 0x51, 0x52, 0x43, 0x40, 0x45, 0x46, 0x4f, 0x4c, 0x49, 0x4a, 0x6b, 0x68, 0x6d, 0x6e, 0x67, 0x64, 0x61, 0x62,
                                                                                                                                                                 0x73, 0x70, 0x75, 0x76, 0x7f, 0x7c, 0x79, 0x7a, 0x3b, 0x38, 0x3d, 0x3e, 0x37, 0x34, 0x31, 0x32, 0x23, 0x20, 0x25, 0x26, 0x2f, 0x2c, 0x29, 0x2a,
     0xd3, 0xd1, 0xd7, 0xd5, 0xcb, 0xc9, 0xcf, 0xcd, 0xc3, 0xc1, 0xc7, 0xc5, 0xfb, 0xf9, 0xff, 0xfd, 0xf3, 0xf1, 0xf7, 0xf5, 0xeb, 0xe9, 0xef, 0xed,
                                                                                                                                                                 0x0b, 0x08, 0x0d, 0x0e, 0x07, 0x04, 0x01, 0x02, 0x13, 0x10, 0x15, 0x16
0x1f, 0x1c, 0x19, 0x1a}
```

## ✓ AddRoundKey:

We use key and state to calculate the new state.

```
void AddRoundKey(StateBlock &state, unsigned char *key){
   uint8_t i, j;
   #pragma hls_unroll yes
   for (i = 0; i < 4; i++) {
        #pragma hls_unroll yes
        for (j = 0; j < 4; j++) {
            state.arr[i][j] = state.arr[i][j] ^ key[i + 4 * j];
        }
   }
}</pre>
```

✓ GenRoundKey:

Here is key expansion. Use this function to generate the 10 keys we need.

```
ndKey(const unsigned char prev_key[16], unsigned char w[16], uint8_t round){
unsigned char temp[4];
unsigned char rcon[4];
for(i=0;i<16;i+=4){
    if(i -- 0){
        temp[0] = prev_key[12];
         temp[1] = prev_key[13];
        temp[2] = prev_key[14];
        temp[3] = prev_key[15];
        RotWord(temp);
        SubWord(temp);
        XorWords(temp, rcon, temp);
        temp[0] - w[i-4+0];
        temp[1] = w[i-4+1];
        temp[2] = w[i-4+2];
        temp[3] = w[i-4+3];
   w[i + 0] = prev_key[i + 0] ^ temp[0];
w[i + 1] = prev_key[i + 1] ^ temp[1];
w[i + 2] = prev_key[i + 2] ^ temp[2];
    w[i + 3] = prev_key[i + 3 ] ^ temp[3];
```

✓ Micro-architecture exploration:


Original:

```
plaintext
                                                                        kev expansion
KeyExpansion(key, roundkeys);
                                                    pre-round
                                                                    K0
AddRoundKey(state, roundkeys);
                                                     round1
ROUND: for(int r = 1; r < 10; r++)
   SubBytes(state);
                                                      round2
   state = ShiftRows(state);
   state = MixColumns(state);
   AddRoundKey(state, roundkeys+(r<<4));
                                                                    K10
                                                     round10
SubBytes(state);
state = ShiftRows(state);
AddRoundKey(state, roundkeys+(10<<4));
```


Since there's no need to generate all round keys before the first round, and each round key can be generated using the round key of the previous round. We decided to decompose the key expansion function into several GenRoundKey functions.

key

## V2:




## ✓ Result:




Synthesizing the design using the Xilinx library, we get the following result.

## Original:




## V2:




From the screenshot above, we can see that the area generated using the v2 design is much smaller than using the original design.

- ✓ Problems we've encountered with Catapult:
  - 1. Catapult GUI crashed several times when I was trying out different pipeline and unroll settings.
  - 2. Pipeline setting doesn't work as expected.




# ✓ Scverify:



# **Integrate into FSIC:**

# ✓ Block diagram:



The input and output of our aes128\_en is 128-bit, but the width of axi-stream in FSIC is only 32-bit. Therefore, a control logic is added to deal with the problem.

## ✓ Control register map:

Register	WordOffset	ResetVal	Access	Description
Reg_rst	0	0	R/W	1:reset (this won't reset data length
				and keys)
Done	1	0	R-O	1:done
Data_length	2	0	R/W	Data length in unit of blocks
				(16bytes)
Key0	4	0	R/W	Key_in{[0],[1],[2],[3]}
Key1	5	0	R/W	Key_in{[4],[5],[6],[7]}
Key2	6	0	R/W	Key_in{[8],[9],[10],[11]}
Key3	7	0	R/W	Key_in{[12],[13],[14],[15]}
clk_cnt_low	8	0	R-O	(only for fpga validation)
Clk_cnt_high	9	0	R-O	Count how many clock cycles
				elapsed from receiving the first
				plaintext to sending the last
				ciphertext

### **Caravel-FSIC FPGA simulation:**

### ✓ USER DMA:

Our application accelerator is big endian, but the rest of the system is little endian. We added a register in user dma to control the conversion.

### ✓ Result:

## **Caravel-FSIC FPGA validation:**

## ✓ Using:



#### ✓ Result:

It took 51206 clock cycles to encrypt 1024 blocks (16384 bytes) of data, which means 50 cycles per block.

It seems like using throughput cycles=45 is not fast enough. Also, we can add a FIFO at the output port so that it doesn't have to wait until all the ciphertext is streamed out before it can start encrypting next block.

# Synopsys flow:

## ✓ Synthesis:

```
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
Combinational area:
Buf/Inv area:
                                342.057603
Noncombinational area:
Macro/Black Box area:
                                  0.000000
Net Interconnect area:
Total cell area:
                                 2914.060792
Total area:
```

```
Design Wire Load Model Library

------
user_prj0 8000 saed14rvt_tt0p8v25c

Global Operating Voltage = 0.8
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW (derived from V,C,T units)
    Leakage Power Units = 1pW
```

```
        r95/Ul _ 1_16/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.47 r

        r95/Ul _ 1_17/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.50 r

        r95/Ul _ 1_18/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.55 r

        r95/Ul _ 1_19/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.55 r

        r95/Ul _ 1_20/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.60 r

        r95/Ul _ 1_21/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.60 r

        r95/Ul _ 1_22/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.65 r

        r95/Ul _ 1_23/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.65 r

        r95/Ul _ 1_24/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.68 r

        r95/Ul _ 1_26/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.70 r

        r95/Ul _ 1_26/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.73 r

        r95/Ul _ 1_27/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.75 r

        r95/Ul _ 1_28/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.78 r

        r95/Ul _ 1_29/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.78 r

        r95/Ul _ 1_29/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.88 r

        r95/Ul _ 1_30/CO (SAEDRVT14_ADDH_0P5)
        0.03
        0.88 r

        r95/Ul _ 1_30/CO (SAEDRVT14_EO2_U_0P75)
        0.03
        0.88 r
```

## ✓ Floorplan:

An error occurred when executing the power plan. From the previous i2c\_master\_top.v of lab3, we learned that the input of this file includes vdd and gnd. And our own design does not have vdd, gnd.

It is speculated that i2c\_master\_top is a small circuit and may not need a power ring, so it directly provides vdd and gnd to the circuit.

## Github link:

https://github.com/ruei7916/ASoC-Final-Project

## Reference:

1.NIST FIPS 197 Advanced Encryption Standard (AES)

https://csrc.nist.gov/pubs/fips/197/final

2. Cryptographic Standards and Guidelines - AES Development

https://csrc.nist.gov/projects/cryptographic-standards-and-guidelines/archived-crypto-projects/aes-development