

AAHLS Special Project Lab #B Presentation -Systolic Array

61275047H 黃聖崴 https://github.com/kevin33713371/2024 Fall NTU AAHLS SP



Outline

- Introduction Systolic Array
- Parameter Setting & Pragma Illustration
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
- Broadcasting & Propagating Mechanism
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
- Code Explanation
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
- Timing Trace Schedule Viewer
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
- Time & Resource Analysis
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
- Co-Simulation Timeline Trace
 - Implicit Type(Broadcasting)
 - Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)



Introduction – Systolic Array

PE (Processing Element) Systolic Array – PE Array





- Implicit Type(Broadcasting) Parameter Setting
 - MAX_SIZE = 16 (Depends on the available DSP resources in the FPGA)
 - Local Buffer for AXI4 Master R/W
 - localA: MAX_SIZE * MAX_SIZE
 - localB: MAX_SIZE * MAX_SIZE
 - localC: MAX_SIZE * MAX_SIZE
 - localC = localA * localB
 - Systolic Array in this lab
 - PE Array with size of MAX_SIZE * MAX_SIZE

```
// Local memory to store input and output matrices
int localA[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable = localA dim = 1 complete
int localB[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable = localB dim = 2 complete
int localC[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable = localC dim = 0 complete
```



- Pragma
 - localA, localB, localC
 - -> Array partition
 - Systolic1
 - -> Unroll (create MAX_SIZE * MAX_SIZE to work in parallel)
- Every item in localC uses
 MAX_SIZE cycles to accumulate
 result
- Every element in localA and LocalB are broadcasted





partition for each element



- Explicit Type(Propagating) Non-Stationary Systolic Array(NSSA)
 - N = 16, M = 16 (has the same size as implicit type)
 - Local Buffer for AXI4 Master R/W
 - localA: N * N
 - localB: N * N
 - localC: N * N
 - Register in each Processing Element
 - inA: M * M
 - inB: M * M
 - Systolic Array in this lab
 - PE Array with size of M * M

```
// Local memory to store input and output matrices
int localA[N][N];
#pragma HLS ARRAY_PARTITION variable = localA dim = 2 complete
int localB[N][N];
#pragma HLS ARRAY_PARTITION variable = localB dim = 1 complete
int localC[N][N];
#pragma HLS ARRAY_PARTITION variable = localC dim = 0 complete


// Register in Systolic Array
int inA[M][M];
#pragma HLS ARRAY_PARTITION variable = inA dim=0 complete
int inB[M][M];
#pragma HLS ARRAY_PARTITION variable = inB dim=0 complete
```



Broadcasting Mechanism

- Every PE accumulates the partial sum from the inner product of two vectors.
- Array partitioned can be explained as turn an array into vectors

cycle1






Broadcasting Mechanism

- Every PE accumulates the partial sum from the inner product of two vectors.
- Array partitioned can be explained as turn an array into vectors

cycle2






Broadcasting Mechanism

- Every PE accumulates the partial sum from the inner product of two vectors.
- Array partitioned can be explained as turn an array into vectors


cycle3






Propagating Mechanism

- The previously mentioned Systolic Array is not a true Systolic Array.
- A true Systolic Array used for matrix multiplication is shown in the image on the right.
- Non-Stationary Systolic Array (NSSA)







- Protocol Definition for each I/O port
- Notice: port for AXI4 Master's transfer must define as volatile!

- a AXI4 Master
- b AXI4 Master
- c AXI4 Master
- a_row AXI4 Lite
- a_col AXI4 Lite
- b_row AXI4 Lite

```
void mmult(volatile int* a, // Read-Only Matrix A
          volatile int* b, // Read-Only Matrix B
          volatile int* c, // Output Result
          int a row,
                       // Matrix A Row Size
          int a_col,
                       // Matrix A Col Size
                        // Matrix B Col Size
          int b col
   // AXI4 Master's depth must be a constant and should be adjusted according to MAX SIZE * MAX SIZE
   #pragma HLS INTERFACE m_axi port=a offset=slave bundle=gmem0 depth=256
   #pragma HLS INTERFACE m axi port=b offset=slave bundle=gmem1 depth=256
   #pragma HLS INTERFACE m axi port=c offset=slave bundle=gmem2 depth=256
   //AXI4 Lite's port must use the same bundle
   #pragma HLS INTERFACE s_axilite port=a bundle=control
   #pragma HLS INTERFACE s axilite port=b bundle=control
   #pragma HLS INTERFACE s axilite port=c bundle=control
   #pragma HLS INTERFACE s axilite port=a row bundle=control
   #pragma HLS INTERFACE s_axilite port=a_col bundle=control
   #pragma HLS INTERFACE s axilite port=b col bundle=control
   #pragma HLS INTERFACE s_axilite port=return bundle=control
```



Code Explanation – Implicit Type

```
// Initialization
init:
    for (int i = 0; i < MAX_SIZE; i++){
        #pragma HLS PIPELINE
        for (int j = 0; j < MAX_SIZE; j++){
            localC[i][j] = 0;
        }
    }
}</pre>
```

```
// Burst reads on input matrices from global memory
// Read Input A
readA:
    for (int loc = 0, i = 0, j = 0; loc < a_row * a_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size* c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == a_col) {
            i++;
            j = 0;
        }
        localA[i][j] = a[loc];
}</pre>
```

```
// Read Input B
readB:
    for (int loc = 0, i = 0, j = 0; loc < b_row * b_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size * c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == b_col) {
            i++;
            j = 0;
        }
        localB[i][j] = b[loc];
}</pre>
```

```
Perform systolic matrix multiply
systolic1:
   for (int k = 0; k < a col; k++) {
        #pragma HLS LOOP TRIPCOUNT min = c size max = c size
   systolic2:
        for (int i = 0; i < MAX_SIZE; i++) {
            #pragma HLS UNROLL
        systolic3:
            for (int j = 0; j < MAX_SIZE; j++) {
                #pragma HLS UNROLL
                // Get previous sum
                int last = (k == 0) ? 0 : localC[i][j];
                // Update current sum
                // Handle boundary conditions
                int a val = (i < a row && k < a col) ? localA[i][k] : 0;
                int b val = (k < b \text{ row } \&\& j < b \text{ col}) ? localB[k][j] : 0;
                int result = last + a val * b val;
                // Write back results
                localC[i][j] = result;
```

```
// Burst write from output matrices to global memory
// Burst write from matrix C
writeC:
    for (int loc = 0, i = 0, j = 0; loc < c_row * c_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size* c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == c_col) {
            i++;
            j = 0;
        }
        c[loc] = localC[i][j];
        //printf("Write c[%d] = %d\n", loc, localC[i][j]); // Debug output
    }
}</pre>
```



Code Explanation – Explicit Type

```
// Initialization
init:
    for (int i = 0; i < M; i++){
        #pragma HLS PIPELINE
        for (int j = 0; j < M; j++){
            inA[i][j] = 0;
            inB[i][j] = 0;
            localC[i][j] = 0;
        }
}</pre>
```


```
// Burst reads on input matrices from global memory
// Read Input A
readA:
    for (int loc = 0, i = 0, j = 0; loc < a_row * a_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size* c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == a_col) {
            i++;
            j = 0;
        }
        localA[i][j] = a[loc];
}</pre>
```

```
// Read Input B
readB:
    for (int loc = 0, i = 0, j = 0; loc < b_row * b_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size * c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == b_col) {
            i++;
            j = 0;
        }
        localB[i][j] = b[loc];
}</pre>
```


```
systolic1:
       #pragma HLS pipeline
       for (int i = 0; i < M; i++){
           for(int j = M - 1; j >= 1; j --){
               inA[i][j] = inA[i][j - 1];
                     Propagating
       for (int i = M - 1; i >= 1; i --){
           for(int j = 0; j < M; j++){
               inB[i][j] = inB[i - 1][j];
       for (int i = 0; i < M; i++) {
           if(r >= i \&\& r < i + N)
               inA[i][0] = localA[i][r - i];
               inA[i][0] = 0;
                               Load
       for (int j = 0; j < M; j++) {
           if(r >= j \& r < j + N)
               inB[0][j] = localB[r - j][j];
               inB[0][j] = 0;
       for(int i = 0; i < M; i++) {
           for(int j = 0; j < M; j++) {
               localC[i][j] += inA[i][j] * inB[i][j];
                            Compute
```

```
// Burst write from output matrices to global memory
// Burst write from matrix C
writeC:
    for (int loc = 0, i = 0, j = 0; loc < c_row * c_col; loc++, j++) {
        #pragma HLS LOOP_TRIPCOUNT min = c_size* c_size max = c_size * c_size
        #pragma HLS PIPELINE
        if (j == c_col) {
            i++;
            j = 0;
        }
        c[loc] = localC[i][j];
        //printf("Write c[%d] = %d\n", loc, localC[i][j]); // Debug output
}</pre>
```









































































































Time and Resource Analysis

- Time Analysis
 - Implicit Type(Broadcasting)

The following information can be obtained from the simulation results of the Hardware Emulation's hw-link (Vitis Analyzer -> HLS Synthesis).









Time and Resource Analysis

- Resource Analysis
 - Implicit Type(Broadcasting)

The following information can be obtained from the simulation results of the Hardware Emulation's hw-link (Vitis Analyzer -> HLS Synthesis).








Co – Simulation Timeline Trace

- Latency
 - Implicit Type(Broadcasting)




Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
▼ © mmult				647	647	647
▶ © mmult_Pipeline_init				16	16	16
▶ ⊚ mmult_Pipeline_readA				269	269	269
▶ © mmult_Pipeline_readB				269	269	269
▶ © mmult_Pipeline_systolic1				47	47	47
▶ ⊚ mmult Pipeline writeC				317	317	317



Co – Simulation Timeline Trace

Implicit Type(Broadcasting)



Explicit Type(Propagating) – Non-Stationary Systolic

