



generated clock




always @ (posedge CLK)


clk02 ~~clk02~~ ~~clk02~~

@ CLK

=

Asynchronous






$T_p$  = clock period  
 balance delay in each pipeline stage

$$T_1 \sim T_2$$

what happen  $T_1 > T_2$  but  $T_1 + T_2 < 2T_p$



PLA

input


output




2  
2  
4

Complete ??



case { IN2, IN1, IN0 }



complete ?






Serial to parallel




FSM counter → count # of bit → end

Control  
State encoding

Timing



freeze



end  
Valid

