

Udemy Sequential Lab

sequential - Google 雲端硬碟

serial2parallel parallel2serial combinational_lock vending_machine

第4組 2023.8.16

1. Add clock and reset signal

```
void c_code(
    bool a,
    ap_int<8> b,

bool &c,
    int &d)
{
```

C code in HLS

Add signal automatically

```
module verilog(
   input clk,
   input rst_n,

input a,
   input [7:0] b,

output c,
   output [31:0] d
   );
endmodule
```

Verilog in Vivado

Add signal by self

2. Notice pragma in HLS

Interface

```
#pragma HLS INTERFACE ap_none port=a
#pragma HLS INTERFACE ap_vld port=a
```

Unroll


```
#pragma HLS UNROLL
```

Pipeline

```
#pragma HLS PIPELINE
```

Others

3. Choose wire or reg in Verilog



4. Sequential circuit typing style

```
static bool a = 0;
bool next_a;

// Combinational Part
if(a == 0)
    next_a = 1;
else
    next_a = 0;

// Sequential Part
a = next_a;
```

C code in HLS

Sequential part is later

```
req a = 0;
req next a;
// Combinational Part
always @(*)
begin
    if(a == 0)
        next a = 1;
    else
        next a = 0;
end
// Sequential Part
always @(posedge clk or negedge rst n)
begin
    if(!rst n)
        a \le 0;
    else
        a <= next a;
end
```


Verilog in Vivado

Sequential part use non-blocking

serial2parallel FSM design

Lab 1

■ Design a counter count from 0-8



serial2parallel Coding

■ Testbench


```
rst n = 1;
    #10 \text{ rst n} = 0;
    #10 \text{ rst n} = 1;
    $display("=== Reseting ===");
    #30 start serial data = 1;
    for(integer i = 0; i < 8; i = i + 1)
    begin
        d = data[i];
        #20 start serial data = 0;
    end
    $display("=== Test Result ===");
    #20 $display("a = %b", a);
    if(a == data)
        $display("=== Test Passed ===");
        $display("=== Test Failed ===");
end
endmodule
```

serial2parallel

Coding

Lab 1

■ Simulation result




	FF	LUT	Timing
HLS	49	163	5.140 ns
Vivado	28	11	0 ns

Design Timing Summary					
Setup		Hold			
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	61	Total Number of Endpoints:	61		

parallel2serial FSM design

■ Design a counter count from 0-8



parallel2serial


Coding

■ Testbench

```
rst n = 1;
    #10 \text{ rst n} = 0;
    #10 \text{ rst n} = 1;
    $display("=== Reseting ===");
    $display("=== Test Result ===");
    #30 bgn = 1;
    for(integer i = 0; i < 8; i = i + 1)
    begin
        #20 \text{ bgn} = 0;
        out_serial[i] = d;
        $display("When i = %ld:", i);
        $display("d = %b, serial_start = %b, serial_end = %b", d, serial_start, serial_end);
    #20$display("out serial = %b", out serial);
    if(in parallel == out serial)
        $display("=== Test Passed ===");
        $display("=== Test Failed ===");
end
endmodule
```

parallel2serial Coding

■ Simulation result




	FF	LUT	Timing
HLS	33	151	5.055 ns
Vivado	7	8	0 ns

combinational_lock FSM design

Lab 3

■ Moore machine: Door open only in s2346




■ Use 7-segment to display states

combinational_lock Coding

Lab 3

■ Simulation result




	FF	LUT	Timing
HLS	8	220	6.202 ns
Vivado	4	11	0 ns

vending_machine FSM design

Lab 4

■ Moore machine: Make change only in st25 - st45



vending_machine Coding

Lab 4

■ Testbench

```
#30 $display("=== Test Result ===");
put_coin(0, 0, 0); // no coin
put_coin(0, 1, 0); // dime
put_coin(0, 1, 0); // dime
put_coin(0, 0, 1); // quarter

$display("=== Test Finished ===");
$finish;

end


endmodule
```

```
task put coin;
   input nickel in num, dime in num, quarter in num;
       nickel in = nickel in num;
       dime in = dime in num;
       quarter in = quarter in num;
       if(nickel in)
           $display("Put 1 nickel inside: +5 $");
       else if(dime in)
           $display("Put 1 dime inside: +10 $");
       else if(quarter in)
           $display("Put 1 quarter inside: +25 $");
           $display("Don't put any coins");
       $display("candy out = %b, nickel out = %b, dime out = %b", candy out, nickel out, dime out);
       $display("=======");
       nickel in = 0;
       dime in = 0;
       quarter_in = 0;
       for(integer i = 0; i < 3; i = i + 1)
       begin
           $display("Waiting...");
           $display("candy out = %b, nickel out = %b, dime out = %b", candy out, nickel out, dime out);
           $display("======");
   end
endtask
```

vending_machine Coding

Lab 4

■ Simulation result



	FF	LUT	Timing
HLS	33	142	3.935 ns
Vivado	15	12	0 ns

Question 🏖

Whether use pipeline design in Lab 3?

	FF	LUT	Timing
Pipeline	9	208	6.202 ns
No pipeline	8	220	6.202 ns

② Glitches will appear in HLS design sometimes

