

LabA UG871: Design Optimization

Speaker: Hua-Yang Weng Date: 2021.10.17

https://github.com/Yuoto/ug871_design_optimization

Take home Idea

- Pipeline @ Different Levels
 - Loop level
 - Product, col, row
 - Function level

- Appendix
 - Reshape v.s. Partition
 - Streaming & bugs

Matrix Multiplication

• $O(n^3)$: Three loops

```
#include "matrixmul.h"
void matrixmul(
     mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
     mat b t b[MAT B ROWS][MAT B COLS],
     result t res[MAT A ROWS][MAT B COLS])
  int tmp = 0;
  // Iterate over the rows of the A matrix
   Row: for(int i = 0; i < MAT A ROWS; i++) {
       / Iterate over the columns of the B matrix
      Col: for(int j = 0; j < MAT_B_COLS; j++) {
         res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
            res[i][j] += a[i][k] * b[k][j];
```

```
#ifndef MATRIXMUL H
#define MATRIXMUL H
#include <cmath>
using namespace std;
// Compare TB vs HW C-model and/or RTL
#define HW COSIM
#define MAT A ROWS 3
#define MAT A COLS 3
#define MAT B ROWS 3
#define MAT B COLS 3
typedef char mat a t;
typedef char mat b t;
typedef short result_t;
typedef char in_mat_t;
// Prototype of top level function for C-synthesis
void matrixmul(
      mat a t a[MAT A ROWS][MAT A COLS],
      mat b t b[MAT B ROWS][MAT B COLS],
     result_t res[MAT_A_ROWS][MAT_B_COLS]);
#endif // MATRIXMUL H not defined
```

No pragmas

Vivado_hls

 No pipeline, loop enter/exit causes extra delays.

Performance Estimates

- ☐ Timing (ns)
 - Summary

Clock	Target	Estimated	Uncertainty
ap_clk	13.33	3.576	1.67

Latency (clock cycles)

Summary

l	Late	ncy	Inte	rval	
ſ	min	max	min	max	Туре
	79	79	79	79	none

- Detail
 - **∓** Instance
 - Loop

	Late	ency		Initiation	nterval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row	78	78	26	-	-	3	no
+ Col	24	24	8	-	-	3	no
++ Product	6	6	2		-	3	no

Vitis_hls

- Default pipelined @ col loop (flatten also)
- Still II=2 need to be fixed manually.
- ☐ Timing
 - Summary
 Summary

Clock	Target	Estimated	Uncertainty
ap_clk	5.00 ns	3.372 ns	1.35 ns

- Latency
 - Summary

Latency	(cycles)	Latency (absolute)	Interval		
min	max	min	max	min	max	Туре
29	29	0.145 us	0.145 us	30	30	none

- Detail
- **Instance**
- □ Loop

	Li	atency	(cycles)		Initiation	Interval		
Loop Name		min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_Col		27	27	12	2	1	9	yes



Pipeline @ Different Levels

Loop level: Product loop

Vivado_hls

 Dependency about res[i][j] for different k iteration • Res is simultaneously reading and writing → II=2

$$res[i][j] += a[i][k]*b[k][j]$$

Vitis_hls

- Product loop is also flattened
- Hence, trip count = 27
- Same II = 2 dependency problem

Timing (ns)

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	13.33	4.306	1.67

Latency (clock cycles)

Summary

Latency		Inte	Interval		
min	max	min	max	Туре	
82	82	82	82	none	

Detail

Instance - Loop

	ı
Loop Name	m
Davi Cal	

	Latency			Initiation Interval					
Loop Name	min	max	Iteration Latency	a	chieved	target	Tri	p Count	Pipelined
- Row_Col	81	81	9		-	-		9	no
+ Product	6	6	2		2	1		3	yes

// Iterate over the rows of the A matrix

Row: for(int i = 0; i < MAT A ROWS; i++) {

// Iterate over the columns of the B matrix

// Do the inner product of a row of A and col of B

Product: for(int k = 0; k < MAT_B_ROWS; k++) { res[i][j] += a[i][k] * b[k][j];

Col: for(int j = 0; j < MAT B COLS; j++) {

Timing

Summary

C	lock	Target	Estimated	Uncertainty
а	p_clk	5.00 ns	3.551 ns	1.35 ns

Latency

Summary

Latency (cycles)		Latency (absolute)	Interval		
min	max	min	max	min	max	Туре
62	62	0.310 us	0.310 us	63	63	none

- Detail
- Loop

	Latency	(cycles)		lni	tiation Ir	nterval	r			
Loop Name	min	max	Iteration Latency	ac	hieved	<u>t</u> arget	ł	ip Count	P	pelined
- Row_Col_Product	60	60	9		2	1	I	27		yes
									_	

Loop level: Col loop (1/5)

- All loops in the hierarchy below are automatically unrolled.
- Unrolling Product loop requires more ports during k iteration
- Dual port a, b memory port is not enough, hence II=2 for

```
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col' (matrixmul.cpp:56) in function 'matrixmul' for pipelining.

INFO: [XFORM 203-501] Unrolling loop 'Product' (matrixmul.cpp:59) in function 'matrixmul' completely.

INFO: [XFORM 203-541] Flattening a loop nest 'Row' (matrixmul.cpp:54:37) in function 'matrixmul'.

...

INFO: [SCHED 204-61] Pipelining loop 'Row_Col'.

WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_1', matrixmul.cpp:6)) on array 'a' due to limited memory ports.
```

Loop level: Col loop (2/5)

Array Reshape (Vivado_hls)

Performance Estimates

HLS ARRAY_RESHAPE reshape variable=a complete dim=2

HLS ARRAY_RESHAPE reshape variable=b complete dim=1

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	13.33	7.566	1.67

■ Latency (clock cycles)

Summary

	rval	Inte	Latency		
Туре	max	min	max	min	
none	11	11	11	11	

- Detail

∓ Instance

- Loop

	Late	ncy		Initiation I	nterval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_Col	9	9	2	1	1	9	yes

Summary

Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	matrixmul	return value
ap_rst	in	1	ap_ctrl_hs	matrixmul	return value
ap_start	in	1	ap_ctrl_hs	matrixmul	return value
ap_done	out	1	ap_ctrl_hs	matrixmul	return value
ap_idle	out	1	ap_ctrl_hs	matrixmul	return value
ap_ready	out	1	ap_ctrl_hs	matrixmul	return value
a_address0	out	2	ap_memory	a	array
a_ce0	out		ap_memory	a	array
a_q0	ir	32	ap_memory	a	array
b_address0	out		ap_memory	b	array
b_ce0	ou	- 1	ap_memory	b	array
b_q0	i	32	ap_memory	b	array
res_address0	out	4	ap_memory	res	array
res_ce0	out	1	ap_memory	res	array
res_we0	out	1	ap_memory	res	array
res_d0	out	16	ap_memory	res	array

```
// Iterate over the rows of the A matrix
Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
    Col: for(int j = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
        res[i][j] += a[i][k] * b[k][j];
    }
}</pre>
```

Loop level: Col loop (3/5)

- Array Reshape (Vitis_hls) II=1
- However, with pipeline depth = 7, latency 16 cycles, 80ns

☐ Timing

Clock	Target	Estimated	Uncertainty		
ap_clk	5.00 ns	3.570 ns	1.35 ns		

□ Latency

─ Summary

Latency	(cycles)	Latency (absolute)	Interval		
min max		min	max	min	Туре	
16	16	80.000 ns	80.000 ns	17	17	none

Detail

Loop

	Latency (cycles)		Latency (cycles) Initiation Interval		nterval				
Loop Name	min	max	Iteration Lat	encv	achie	ved	target	Trip Count	Pipelined
- Row_Col	14	14		7		1	1	9	yes
			· ·						


Utilization Estimates

Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	80	-
FIFO	-	-	-	-	-
Instance	-	1	0	0	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	88	-
Register	-	-	195	64	-
Total	0	- 1	195	232	0
Available	280	220	106400	53200	0
Utilization (%)	0	~0	~0	~0	0


Loop level: Col loop (4/5)

There is only one multiplier & takes 3 cycles



Loop level: Col loop (5/5)

- 200MHz, pipeline depth = 7
- 75MHz , pipeline depth = 2, less resource, still 1 Multiplier
- However, latency = 160ns \rightarrow 2x more than previous case



Loop level: Row loop (1/3)

- Array Reshape (Vitis_hls) II=1
- Pipeline depth = 18, latency 105ns

☐ Timing

Summary

Clock	Target	Estimated	Uncertainty		
		3.853 ns			

□ Latency

☐ Summary

Latency	(cycles)	Latency (absolute)	Interval		
min max		min max		min	Туре	
21	21	0.105 us	0.105 us	22	22	none

- □ Detail
 - **∓** Instance
 - Loop

	Latency (cycles)				Initiat	tion Ir	nterval			
Loop Name	min	max	Iteration Lat	mey	achie	red	target	Trip C	ount	Pipelined
- Row	19	19		18		1	1		3	yes

% HLS ARRAY_RESHAPE variable=a complete dim=1
% HLS ARRAY_RESHAPE variable=a complete dim=2
b
% HLS ARRAY_RESHAPE variable=b complete dim=2
% HLS ARRAY_RESHAPE variable=b complete dim=1
eres
% HLS ARRAY_RESHAPE variable=res complete dim=2

V Row
% HLS PIPELINE

V Product

Utilization Estimates

matrixmul

% HLS TOP name=matrixmul

□ Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	6	-	-	-
Expression	-	-	1250	1536	-
FIFO	-	-	-	-	-
Instance	-	3	2046	1791	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	65	-
Register	-	-	958	160	-
Total	0	9	4254	3552	0
Available	280	220	100400	53200	0
Utilization (%)	0	4	3	6	0

Worse than


col pipeline

Loop level: Row loop (2/3)

- Array Reshape (Vitis_hls) II=1
 - Very long pipeline for shifter (Not always)
 - 9 Multipliers
 - This is resolved in array partition



E	Summary					
	RTL Ports	Dir	Bits	Protocol	Source Object	C Type
	ap_clk	in	1	ap_ctrl_hs	matrixmul	return value
	ap_rst	in	1	ap_ctrl_hs	matrixmul	return value
	ap_start	in	1	ap_ctrl_hs	matrixmul	return value
	ap_done	out	1	ap_ctrl_hs	matrixmul	return value
	ap_idle	out	1	ap_ctrl_hs	matrixmul	return value
	ap_ready	out	1	ap_ctrl_hs	matrixmul	return value
	a	in	72	ap_none	a	pointer
	b	in	72	ap_none	b	pointer
	res_address0	out	2	ap_memory	res	array
	res_ce0	out	1	ap_memory	res	array
	res_we0	out	8	ap_memory	res	array
	res_d0	out	64	ap_memory	res	array



Loop level: Row loop (3/3)

- Array Partition (Vitis_hls) II=1
- Pipeline depth = 9 , latency 60ns
- 9 multipliers
- □ Timing

Summary ■ Summary

Clock	Target	Estimated	Uncertainty
		2.936 ns	

□ Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	6	-	-	-
Expression	-	-	0	86	-
FIFO	-	-	-	-	-
Instance	-	3	0	0	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	56	-
Register	-	-	571	128	-
Total	0	9	571	270	0
Available	280	220	106400	53200	0
Utilization (%)	0	4	~0	~0	0

□ Latency

☐ Summary

Latency (cycles)		Latency (absolute)		Interval		
min	max	min	max	min	max	Туре
12	12	60.000 ns	60.000 ns	13	13	none

- Detail
 - **∃** Instance
 - Loop


	Latency	(cycles)			Initia	tion l	nterval			
Loop Name	min	max	Iteration Lat	ency	achi	eved	target	Trip C	ount	Pipelined
- Row	10	10		9		1	1		3	yes

Summary

RTL Ports	Dir	Bits	Protocol	Source Object	С Туре
ap_clk	in	1	ap_ctrl_hs	matrixmul	return value
ap_rst	in	1	ap_ctrl_hs	matrixmul	return value
ap_start	in	1	ap_ctrl_hs	matrixmul	return value
ap_done	out	1	ap_ctrl_hs	matrixmul	return value
ap_idle	out	1	ap_ctrl_hs	matrixmul	return value
ap_ready	out	1	ap_ctrl_hs	matrixmul	return value
a_0_0	in	8	ap_none	a_0_0	pointer
a_0_1	in	8	ap_none	a_0_1	pointer
a_0_2	in	8	ap_none	a_0_2	pointer
a_1_0	in	8	ap_none	a_1_0	pointer
a_1_1	in	8	ap_none	a_1_1	pointer
a_1_2	in	8	ap_none	a_1_2	pointer
a_2_0	in	8	ap_none	a_2_0	pointer
a_2_1	in	8	ap_none	a_2_1	pointer
a_2_2	in	8	ap_none	a_2_2	pointer
b_0_0	in	8	ap_none	b_0_0	pointer
b_0_1	in	8	ap_none	b_0_1	pointer
b_0_2	in	8	ap_none	b_0_2	pointer
b_1_0	in	8	ap_none	b_1_0	pointer
b_1_1	in	8	ap_none	b_1_1	pointer
b_1_2	in	8	ap_none	b_1_2	pointer
b_2_0	in	8	ap_none	b_2_0	pointer
b_2_1	in	8	ap_none	b_2_1	pointer
b_2_2	in	8	ap_none	b_2_2	pointer
res_0_address0	out	2	ap_memory	res_0	array
res_0_ce0	out	1	ap_memory	res_0	array
res_0_we0	out	1	ap_memory	res_0	array
res_0_d0	out	16	ap_memory	res_0	array
res_1_address0	out	2	ap_memory	res_1	array
res_1_ce0	out	1	ap_memory	res_1	array
res_1_we0	out	1	ap_memory	res_1	array
res_1_d0	out	16	ap_memory	res_1	array
res_2_address0	out	2	ap_memory	res_2	array
res_2_ce0	out	1	ap_memory	res_2	array
res_2_we0	out	1	ap_memory	res_2	array
res_2_d0	out	16	ap_memory	res_2	array
					•

Function level

Vivado_hls



URAM

0

0

// Iterate over the rows of the A matrix Row: for(int i = 0; i < MAT A ROWS; i++) { // Iterate over the columns of the B matrix Col: for(int j = 0; j < MAT B COLS; j++) { res[i][j] = 0; // Do the inner product of a row of A and col of B Product: for(int k = 0; k < MAT B ROWS; k++) { res[i][j] += a[i][k] * b[k][j];

Summary

Expression

Instance Memory

Register

Available

Utilization (%)

Total

Multiplexer

DSP

FIFO

Name

BRAM 18K DSP

FF

775

~0

LUT URAM

0

Vitis_hls

- Latency = 30ns , II=1, 27 multipliers
- 27 DSP ~7x , FF 4x LUT 2x

Timing

─ Summary

Clock	Target	Estimated	Uncertainty
ap_clk	5.00 ns	2.936 ns	1.35 ns

□ Latency


─ Summary

Latency	(cycles)	Latency (absolute)	Interval	(cycles)	
min	max	min	max	min	max	Type
6	6	30.000 ns	30.000 ns	1	1	yes

Detail

I loop

SEXT_1110V_14(SEXT)	
mul_ln60_11(*)	
mul_ln60_14(*)	
mul_ln60_17(*)	
sext_In60_17(sext)	
mul_ln60_20(*)	
mul In60 23(*)	
mul_ln60_26(*)	
sext_InbU_2(sext)	





Appendix



Reshape v.s. Partition



Reshape v.s. Partition

- Pipeline @ col loop, 6x6 matmul
- Little different in cycles

- However, # of Multiplier diffs
 - Partition → 6 Multiplier
 - Reshape → 1 Multiplier

Performance Estimates

☐ Timing

Clock		solution11_4_partition	solution4
ap_clk	Target	10.00 ns	10.00 ns
	Estimated	6.499 ns	6.492 ns

□ Latency

		solution11_4_partition	solution4
Latency (cycles)	min	42	39
	max	42	39
Latency (absolute)	min	0.420 us	0.390 us
	max	0.420 us	0.390 us
Interval (cycles)	min	43	40
	max	43	40

Utilization Estimates

	solution11_4_partition	solution4
BRAM_18K	0	0
DSP	4	0
FF	258	49
LUT	353	204
URAM	0	0

 Reshape can possibly have better performance under some cases.



Streaming




Streaming

- Non-sequential data
 - Write res[0][0] = 0
 - Write res[0][0], k=1
 - Write res[0][0], k=2
 - Write res[0][0], k=3

- Blue indicates repeated R/W
- Red indicates
 the first R/W

```
// Iterate over the rows of the A matrix
Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
    Col: for(int j = 0; j < MAT_B_COLS; j++) {
        res[i][j] = 0;
        // Do the inner product of a row of A and col of B
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {
        res[i][j] += a[i][k] * b[k][j];
    }
}</pre>
```

```
Console X
              Vivado HLS Console
INFO: [HLS 200-10] Opening project 'C:/Vivado HLS_Tutorial/Design_Optimization/lab1/matrixmul prj'.
INFO: [HLS 200-10] Adding design file 'matrixmul.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'matrixmul_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Vivado HLS Tutorial/Design Optimization/lab1/matrixmul prj/solution5'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
     [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
      [SCHED 204-61] Option 'relax ii for timing' is enabled, will increase II to preserve clock frequency co
     [HLS 200-10] Analyzing design file 'matrixmul.cpp' ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01; elapsed = 00:00:10. Memory (MB): peak = 105.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01; elapsed = 00:00:10. Memory (MB): pe
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 : elapsed = 00:00:10 . Memory (MB):
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO
ERROR: [SYNCHK 200-91] as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations.
```



Code reorder + bug fix

```
void matrixmul(
                                                               Row i
     mat a t a[MAT A ROWS][MAT A COLS],
     mat b t b[MAT B ROWS][MAT B COLS],
                                                                Coli
     result t res[MAT A ROWS][MAT B COLS])
                                                            Product k
 mat_a_t a_row[MAT_A_ROWS];
 mat_b_t b_copy[MAT_B_ROWS][MAT_B_COLS];
 int tmp = 0;
 // Iterate over the rowa of the A matrix
                                                                 res
 Row: for(int i = 0; i < MAT A ROWS; i++) {
   // Iterate over the columns of the B matrix
   Col: for(int j = 0; j < MAT B COLS; j++) {
     // Do the inner product of a row of A and col of B
                                                                                                      matrixmul
     tmp=0:
                                                                                                         % HLS TOP name=matrixmul
     // Cache each row (so it's only read once per function)
     if (j == 0)
                                                                                                         % HLS INTERFACE ap_fifo port=a
                                                                      K < MAT A COLS
       Cache Row: for(int k = 0; k < MAT_A COLS; k++)
                                                                                                         % HLS ARRAY_RESHAPE variable=a complete dim=2
         a row[k] = a[i][k];
                                                                                                         % HLS INTERFACE ap_fifo port=b
                                                                       The original ug871
      // Cache all cols (so they are only read once per function
                                                                                                         % HLS ARRAY_RESHAPE variable=b complete dim=1
                                                                      code is
    if (i == 0)
           Cache Col: for(int k = 0; k < MAT B ROWS; k++)
                                                                                                         % HLS INTERFACE ap_fifo port=res
              b_{copy}[k][j] = b[k][j];
                                                                                                        ×[] a row
                                                                      K < MAT A ROWS
                                                                                                        x[] b_copy
     Product: for(int k = 0; k < MAT_B_ROWS; k++)</pre>
                                                                                                       tmp += a_row[k] * b_copy[k][j];
                                                                                                         ∨ W Col
                                                                                                              % HIS PIPELINE rewind
     res[i][j] = tmp;
                                                                                                                Cache Row
                                                                                                                Cache Col
                                                                                                                Product
```